Excavating
Patent
1996-09-03
1998-11-24
Beausoliel, Jr., Robert W.
Excavating
39518315, 371 225, G06F 1127
Patent
active
058419659
ABSTRACT:
Logical simulation result data is obtained from performing a logical simulation operation on a logical circuit to be tested. The logical simulation result data is then examined and thus a test point is obtained for a DC parametric test in which direct-current characteristics of the logical circuit are tested. The logical simulation result data indicates input logical signal levels applied to input terminals and output logical signal levels appearing at output terminals in response to application of the input logical signal levels to the input terminals, and further indicates how the input logical signal levels and output logical signal levels vary as time progresses. It is determined whether or not a desired logical signal level is held at a predetermined circuit terminal of the input terminals and output terminals for a predetermined level maintenance time period in the logical simulation result data.
REFERENCES:
patent: 3633100 (1972-01-01), Heilweil et al.
patent: 3775598 (1973-11-01), Chao et al.
patent: 4904883 (1990-02-01), Iino et al.
patent: 5266894 (1993-11-01), Takagi et al.
patent: 5282213 (1994-01-01), Leigh et al.
Beausoliel, Jr. Robert W.
Elisca Pierre E.
Ricoh & Company, Ltd.
LandOfFree
System and method for automatically determining test point for D does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for automatically determining test point for D, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for automatically determining test point for D will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1712704