Boots – shoes – and leggings
Patent
1994-04-19
1999-06-22
Teska, Kevin J.
Boots, shoes, and leggings
G06F 1750
Patent
active
059148870
ABSTRACT:
A cell placement for an integrated circuit chip comprises a large number of cells allocated to respective locations on the surface of the chip. The placement is divided into switch boxes that surround the cell locations respectively. A bounding box is constructed around each net of a netlist for the placement. A congestion factor is computed for each switch box as being equal to the number of bounding boxes that overlap the respective switch box. A cost factor for the placement and associated netlist is computed as the maximum value, average value, sum of squares or other function of the congestion factors. The individual congestion factor computation can be modified to require that a pin of a net of one of the bounding boxes overlap or be within a predetermined distance of a switch box in order for the congestion factor to be computed as the sum of the overlapping bounding boxes in order to localize and increase the accuracy of the cost factor estimation. The congestion factor for a switch box can also be weighted in accordance with the proximity of the switch box to a pin.
REFERENCES:
patent: 3617714 (1971-11-01), Kanighan et al.
patent: 4306286 (1981-12-01), Cocke et al.
patent: 4342090 (1982-07-01), Caccoma et al.
patent: 4484292 (1984-11-01), Hong et al.
patent: 4495559 (1985-01-01), Gelatt, Jr. et al.
patent: 4554625 (1985-11-01), Otten
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4612618 (1986-09-01), Pryor et al.
patent: 4615011 (1986-09-01), Linsker
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4656580 (1987-04-01), Hitchcock, Sr. et al.
patent: 4850027 (1989-07-01), Kimmel
patent: 4872125 (1989-10-01), Catlin
patent: 4908772 (1990-03-01), Chi
patent: 4910680 (1990-03-01), Hiwatshi
patent: 4965739 (1990-10-01), Ng
patent: 5051895 (1991-09-01), Rogers
patent: 5062054 (1991-10-01), Kawakami et al.
patent: 5136686 (1992-08-01), Koza
patent: 5140526 (1992-08-01), McDermith et al.
patent: 5140530 (1992-08-01), Guha et al.
patent: 5144563 (1992-09-01), Date et al.
patent: 5157778 (1992-10-01), Bischoff et al.
patent: 5159682 (1992-10-01), Toyonaga et al.
patent: 5187668 (1993-02-01), Okude et al.
patent: 5200908 (1993-04-01), Date et al.
patent: 5202840 (1993-04-01), Wong
patent: 5208759 (1993-05-01), Wong
patent: 5222029 (1993-06-01), Hooper et al.
patent: 5222031 (1993-06-01), Kaida
patent: 5224056 (1993-06-01), Chene et al.
patent: 5245550 (1993-09-01), Miki et al.
patent: 5251147 (1993-10-01), Finnerty
patent: 5255345 (1993-10-01), Shaefer
patent: 5267176 (1993-11-01), Antreich et al.
patent: 5398195 (1995-03-01), Kim
Sherwani, Naveed, "Algorithms for VLSI Physical Design Automation", Kluwer Academic Publishers, 1993.
Sechen, Carl and Sangiovanni-Vincentelli, Alberto, "TimberWolf 3.2: A New Standard Cell Placement and Global Routing Package", IEEE 23rd Design Automation Conference, 1986, Paper 26.1.
Shahookar, Khushro and Mazumder, Pinaki, "A Genetic Approach to Standard Cell Placement Using Meta-Genetic Parameter Optimization", IEEE Transactions on Computer-Aided Design, vol. 9, No. 5, May 1990.
Lenoski, Daniel, et al., "The Stanford Dash Multiprocessor", Computer, Mar. 1992.
Koza, John, Genetic Programming, MIT Press, Cambridge, MA 1993, pp. 94-101 and 173.
Nowatzyk, A. and Parkin, M., "The S3.mp Interconnect System & TIC Chip", Proceedings of IEEE Computer Society HOT Interconnect Symposium, Stanford Univ., 1993.
Boyle Douglas B.
Jones Edwin E.
Koford James S.
Rostoker Michael D.
Scepanovic Ranko
LSI Logic Corporation
Phan Thai
Teska Kevin J.
LandOfFree
Congestion based cost factor computing apparatus for integrated does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Congestion based cost factor computing apparatus for integrated , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Congestion based cost factor computing apparatus for integrated will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1712475