Static information storage and retrieval – Floating gate – Particular biasing
Patent
1997-07-01
1998-11-24
Nguyen, Tan T.
Static information storage and retrieval
Floating gate
Particular biasing
36518516, G11C 1600
Patent
active
058417001
ABSTRACT:
A virtual ground flash EEPROM array is based on a source-coupling, split-gate storage cell. The array includes a plurality of spaced-apart, parallel buried n+ bit lines formed in a P-type silicon substrate to define alternating source and drain lines that are segment-contacted. Field oxide islands formed in the array between adjacent source and drain lines define the substrate channel regions of the individual storage cell transistors. The poly 1 floating gate of each cell is formed over a first portion of the substrate channel region and is separated from the channel region by a layer of floating gate oxide. Each floating gate includes a tunnelling arm that extends over the cell's source line and is separated therefrom by thin tunnel oxide. A poly2 word line is formed over the floating gates of the storage cells in each row of the array. The poly2 word line is separated from the underlying floating gate by a layer of oxide
itride/oxide (ONO). The word lines run perpendicular to the buried n+ bit lines and extend over a second portion of the channel region of each cell in the row to define the internal access transistor of the cell. The word line is separated from the second portion of the channel region by the ONO layer.
REFERENCES:
patent: 4795719 (1989-01-01), Eitan
patent: 5017980 (1991-05-01), Gill et al.
patent: 5045491 (1991-09-01), Gill et al.
patent: 5051795 (1991-09-01), Gill et al.
patent: 5115288 (1992-05-01), Manley
patent: 5274588 (1993-12-01), Manzur et al.
patent: 5278439 (1994-01-01), Ma et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5364806 (1994-11-01), Ma et al.
patent: 5412238 (1995-05-01), Chang
patent: 5480821 (1996-01-01), Chang
patent: 5644532 (1997-07-01), Chang
Kodama, N. et al., "A 5V Only 16Mbit Flash EEPROM Cell Using Highly Reliable Write/Erase Technologies," 1991 Symposium on VLSI Technology, Digest of Technical Papers, IEEE Electron Devices Society, May 28-30, 1991, pp. 75 and 76.
Ajika, N. et al., "A 5 Volt Only 16M Bit Flash EEPROM Cell with a Simple Stacked Gate Structure," International Electron Devices Meeting 1990, San Francisco, CA, Dec. 9-12, 1990, pp. 115-118; pp. 5.7.1-5.7.4.
Yamada, Seiji et al., "A Self-Convergence Erasing Scheme for a Simple Stacked Gate Flash EEPROM," International Electron Devices Meeting 1991, Washington, DC, Dec. 8-11, 1991 pp. 307-310; pp. 11.4.1-11.4.4.
Chang, Ko-Ming et al., "A Modular Flash EEPROM Technology for 0.8.mu.m High Speed Logic Circuits," Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, Town & Country Hotel, San Diego, CA May 12-15, 1991, pp. 18.7.1-18.7.4.
Kuo, Clinton et al., "A 512-kb Flash EEPROM Embedded in a 32-b Microcontroller," IEEE Journal of Solid-State Circuits, Apr. 1992, vol. 27, No. 4, pp. 574-582.
Woo, B.J. et al., "A Poly-Buffered FACE Technology for High Density Flash Memories," 1991 Symposium on VLSI Technology, Digest of Technical Papers, IEEE Electron Devices Society, May 28-30, 1991, pp. 73-74.
Yoshikawa, Kuniyoshi et al., "An Asymmetrical Lightly Doped Source Cell for Virtual Ground High-Density EPROM's," IEEE Transaction on Electron Devices, vol. 37, No. 4, Apr. 1990, pp. 1047-1051.
Kume, Kitoshi et al., "A 3.42 .mu.m.sup.2 Flash Memory Cell Technology Conformable to a Sector Erase," pp. 77-78.
Kammerer, W. et al., "A New Virtual Ground Array Architecture for Very High Speed, High Density EPROMS," pp. 83-84.
Riemenschneider, Bert et al., "A Process Technology for a 5-Volt Only 4MB Flash EEPROM with an 8.6 UM2 Cell," 1990 Symposium on VLSI Technology, Digest of Technical Papers, IEEE Electron Devices Society, Honolulu, Jun. 4-7, 1990, pp. 125-126.
Kazerounian, R. et al., "Alternate Metal Virtual Ground EPROM Array Implemented in a 0.8.mu.m Process for Very High Density Applications," International Electron Devices Meeting 1991, Washington, DC, Dec. 8-11, 1991, pp. 311-314; pp. 11.5.1-11.5.4.
Kynett, V. et al., "A 90-ns One-Million Erase/Program Cycle 1-Mbit Flash Memory," IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1259-1264.
National Semiconductor Corporation
Nguyen Tan T.
LandOfFree
Source-coupling, split gate, virtual ground flash EEPROM array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Source-coupling, split gate, virtual ground flash EEPROM array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source-coupling, split gate, virtual ground flash EEPROM array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1710624