Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With peripheral feature due to separation of smaller...
Patent
1993-08-11
1995-05-09
Saadat, Mahshid D.
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With peripheral feature due to separation of smaller...
257506, 257503, 257638, 257797, 437226, 437234, H01L 2702, H01L 21302, H01L 2934
Patent
active
054142970
ABSTRACT:
An integrated circuit wafer composed of a substrate having a surface carrying a plurality of circuit chips spaced from one another by scribe lines constituted by regions of the substrate surface along which the substrate will be cut in order to separate the chips from one another, each chip having at least one semiconductor element composed of a plurality of patterned layers of electrically conductive material and the wafer further including at least one interlayer insulation film having portions which extend across each chip and interposed between two of the layers of electrically conductive material to form a component part of each element, the interlayer insulation film further having portions which extend across the scribe lines at the time the substrate is cut along the scribe lines and which are contiguous with portions of the interlayer insulation film that extend across each chip, wherein the wafer is provided with one or more defined patterns located at at least one scribe line region and a passivation film covering the chips and the at least one scribe line region, and each defined pattern is constituted by one of: an observable irregularity in the wafer surface; a film portion of insulating material; or a film portion of electrically conductive material. A strip of electrically conductive material may be disposed in a groove in the interlayer insulation film along each longitudinal edge of each scribe line.
REFERENCES:
patent: 3852876 (1974-12-01), Sheldon et al.
patent: 4080621 (1978-03-01), Funakawa et al.
patent: 4259682 (1981-03-01), Gamo
patent: 4364078 (1982-12-01), Smith et al.
patent: 4835592 (1989-05-01), Zommer
patent: 4925808 (1990-05-01), Richardson
Morita Naoyuki
Tsugane Hiroaki
Saadat Mahshid D.
Seiko Epson Corporation
LandOfFree
Semiconductor device chip with interlayer insulating film coveri does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device chip with interlayer insulating film coveri, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device chip with interlayer insulating film coveri will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1708184