Test mode power circuit for integrated-circuit chip

Electricity: power supply or regulation systems – Self-regulating – Using a three or more terminal semiconductive device as the...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

323353, 323298, G05F 316

Patent

active

058412719

ABSTRACT:
A power supply circuit for an integrated-circuits chip includes variable resistors for establishing an internal voltage for the chip. The internal voltage is variable with the variable resistors and compared by a comparator to a test voltage supplied from an external test circuit. A first buffer amplifier, powered by an externally supplied voltage, amplifies the output of the comparator to produce output voltages of opposite polarities. A second buffer amplifier, powered by the externally supplied voltage, amplifies the output voltages of the first buffer amplifier to supply an output voltage to the test circuit. In a modified embodiment, a second voltage source is additionally provided to establish a second internal voltage higher than the internal voltage produced by the first reference voltage source. The first buffer amplifier is powered by the second internal voltage, instead of by the first internal voltage, to amplify the output of the comparator.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Test mode power circuit for integrated-circuit chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Test mode power circuit for integrated-circuit chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test mode power circuit for integrated-circuit chip will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1706924

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.