Fishing – trapping – and vermin destroying
Patent
1991-06-24
1995-05-09
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437211, 437214, 437217, 437220, H01L 3160
Patent
active
054139643
ABSTRACT:
A semiconductor chip having a number of bonding pads on one face is mounted on a set of matching, mirror-image bonding pads on a packaging substrate, in a flip chip configuration. An alignment template is formed on and permanently secured to the substrate, and takes the form of a frame surrounding the substrate bonding pads. The height of the template is sufficient to receive the edges of the chip and hold the chip in place while the assembly is being transported to the soldering operation. No alignment operation is required, since the chip is merely placed in the receptacle formed by the template. The template is of course aligned with the substrate bonding pads when the template is created. The template can be formed on the substrate using photolithographic techniques, and, preferably, the template itself is formed of a photo-definable material.
REFERENCES:
patent: 3191100 (1965-06-01), Sorvillo
patent: 3457639 (1969-07-01), Weller
patent: 3516155 (1970-06-01), Smith
patent: 3540121 (1970-11-01), Hutchinson et al.
patent: 3931922 (1976-01-01), Jackson et al.
patent: 4371912 (1983-02-01), Guzik
patent: 4698662 (1987-10-01), Young et al.
patent: 4957882 (1990-09-01), Shinomiya
Loh William M.
Massingill Thomas J.
Digital Equipment Corporation
Hearn Brian E.
Picardat Kevin M.
LandOfFree
Photo-definable template for semiconductor chip alignment does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Photo-definable template for semiconductor chip alignment, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Photo-definable template for semiconductor chip alignment will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1705156