Boots – shoes – and leggings
Patent
1989-04-10
1991-12-03
Popek, Joseph A.
Boots, shoes, and leggings
364243, 3642431, 364247, 3642471, 3642474, 3642475, 3642477, 364258, 364260, 364263, 364DIG1, G06F 1200
Patent
active
050704516
ABSTRACT:
A language specific microprocessor for the computer language known as FORTH is disclosed. The microprocessor includes four main registers each for holding a parameter; a L or instruction latch register for decoding instructions and activating microprocessor operation; an I or return index register for tracking returns; an N or next parameter register for operation with an arithmetic logic unit (ALU); and a T or top of parameter stack register with an appended ALU. A return stack port is connected to the I register and a parameter stack port is connected to the N register circuit, each have last in/first out (LIFO) memory stacks for reads and writes to isolated independent memory islands that are external to the microprocessor. The respective I, T and N registers are connected in respective series by paired bus connections for swapping parameters between adjacent registers. A first split 16 bit multiplexer J/K controls the LIFO stack for the I and N registers on paired 8 bit address stacks; a second 16 bit multiplexer designates the pointer to main memory with 65K addresses and an adjoining 65K for data. This addressing multiplexer receives selective input from a program counter P, the return index register I, the top of the parameter stack T and/or the instruction latch L. Movement to subroutine is handled in a single cycle with returns being handled at the end of any designated cycle. Asynchronous microprocessor operation is provided with the address multiplexer being simultaneously set up with an address to a future machine step, unloading from memory of appropriate data or instruction for the next machine step and asynchronously executing the current machine step. A two-phase clock latches data as valid on a rising edge and moves to a new memory location on a falling edge. This two phase clock is given a pulse width sufficient for all asynchronous cycles of microprocessor operations to settle. The microprocessor's assembler language is FORTH and the stack and main memory port architecture uniquely complements FORTH to produce a small (17,000 gates) fast (40 mips) microprocess or operable on extant FORTH programs. Provision is made for an additional G port which enables the current operating state of the microprocesor to be mapped, addressing of up to 21 bits as well as the ability to operate the microprocessor in tandem with similar microprocessors.
REFERENCES:
patent: 3601809 (1971-08-01), Gray et al.
patent: 3965335 (1976-06-01), Ricci et al.
patent: 4041462 (1977-08-01), Davis et al.
patent: 4128878 (1978-12-01), Yasuhara et al.
patent: 4156796 (1979-05-01), O'Neal et al.
patent: 4200930 (1980-04-01), Rawlings et al.
patent: 4362926 (1982-12-01), Dakovski et al.
patent: 4390946 (1983-06-01), Lane
patent: 4393468 (1983-07-01), New
patent: 4458325 (1984-07-01), Nakata et al.
patent: 4800491 (1989-01-01), Hardy
Computer Design, vol. 22, pp. 141-142t, Oct. 1983, "Single-Chip Micro Speaks Forth".
Robotics Age, vol. 5, pp. 17-23, Nov/Dec. 1983, "Complete Control with FORTH on a Chip".
"Microprogramming Techniques Using the Am2910 Sequencer", John Mick, IEEE 1978, pp. 81-87.
"The Design of a Forth Computer", Vaughan & Smith, Journal of Forth Application and Research, vol. 2, No. 1, 1984, pp. 49-64.
"System Design and Hardware Structure of a Forth Machine System", Wada et al., Systems-Computers-Controls, vol. 13, No. 2 (1982).
"Operand Interchange Mechanism", Metz & Tung, IBM Technical Disclosure Bulletin, vol. 17, No. 1, Jun. 1974, pp. 80-81.
The KDF.9 Computer System by A. C. D. Haley, English Electric Co., Ltd. Kidsgrove, Stoke-on-Trent, England--AFIPS Conference Proceedings vol. 22, 1962 Fall Joint Computer Conference (Spartan Books).
Moore Charles H.
Murphy Robert W.
Harris Corporation
Popek Joseph A.
Rudolph Rebecca L.
LandOfFree
Forth specific language microprocessor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Forth specific language microprocessor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Forth specific language microprocessor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1700366