Two-level translation look-aside buffer using partial addresses

Details Two-level translation look-aside buffer using partial addresses Two-level translation look-aside buffer using partial addresses

1989-12-01

1993-07-06

Dixon, Joseph L.

Boots, shoes, and leggings

395425, 364DIG1, 364DIG2, G06F 1200, G06F 1203, G06F 1210

Patent

active

052261336

ABSTRACT:
A translation of a portion of a virtual page number to a portion of a physical page number in a "TLB slice." The slice translation is used to index into a physical cache memory which has virtual tags in addition to physical tags and whose addresses are physical. By comparing the virtual tag to the input virtual address page number, it can be determined whether there was a hit or a miss in the combination of the TLB slice and the cache memory. By translating only a few bits of the virtual address to a few bits of a physical address, the speed of the device is greatly enhanced. This increased speed is achieved by making the TLB slice direct-mapped and by taking advantage of its small size to build it with special hardware (either high-speed RAM (random access memory) or with latches and multiplexers). There is no separate comparison at the TLB slice output for determining a TLB slice hit. The subsequent cache tag comparison is used to indicate both whether the translation was correct and whether there was a cache hit. To achieve this dual purpose comparison, however, a virtual tag must be combined with a physical cache to determine whether there is a hit, since the entire virtual address has not been translated and therefore there is no translated physical address to compare with a physical tag.

REFERENCES:
patent: 4170039 (1979-10-01), Beacon et al.
patent: 4218743 (1980-08-01), Hoffman et al.
patent: 4400774 (1983-08-01), Toy
patent: 4493026 (1985-01-01), Olnowich
patent: 4602368 (1986-06-01), Circello et al.
patent: 4682281 (1987-07-01), Woffinden et al.
patent: 4737909 (1988-04-01), Harada
patent: 4833599 (1969-05-01), Colwell et al.
patent: 4914582 (1990-04-01), Bryg et al.
patent: 4969122 (1990-11-01), Jensen
patent: 4991081 (1991-02-01), Bosshart
"Fast Cache Access Based On Most Recently Used Hits", IBM Technical Disclosure Bulletin, Mar. 30 (1988), No. 10, Armonk, N.Y.
"The TLB Slice--A Low-Cost High-Speed Address Translation Mechanism", Taylor et al., 8345 Computer Architecture News, Jun. 18 (1990), No. 2, N.Y., IEEE (1990), pp. 355-363.

Affiliated with

Also associated with

Rating

Two-level translation look-aside buffer using partial addresses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Two-level translation look-aside buffer using partial addresses , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-level translation look-aside buffer using partial addresses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1696377