Fault tolerant, collateral message and recovery system within a

Details Fault tolerant, collateral message and recovery system within a Fault tolerant, collateral message and recovery system within a

1988-02-09

1992-07-28

Lee, Thomas C.

Boots, shoes, and leggings

364DIG1, 3642222, 3642381, 3642382, 3642651, 3642652, 364284, 3649194, 364942, 370 53, 371 13, 379 94, G06F 1300, H04J 300

Patent

active

051347040

ABSTRACT:
System for collateral out-of-band messaging within the distributed data processing environment in a digital switch which has mainstream in-band data channels. The system comprises independent reset modules, which decode and recognize the out-of-band messages to effect emergency control functions of the distributed processors, such as resetting and jamming an malfunctioning processor.

REFERENCES:
patent: 3908099 (1975-09-01), Borbas et al.
patent: 4131945 (1978-12-01), Richardson et al.
patent: 4133979 (1979-01-01), Helliwell et al.
patent: 4213201 (1980-07-01), Gaghier et al.
patent: 4288870 (1981-09-01), McDonald et al.
patent: 4413335 (1983-11-01), Clements et al.
patent: 4535453 (1985-08-01), Rhodes et al.
patent: 4550404 (1985-10-01), Chadrow et al.
patent: 4639889 (1987-01-01), Matsumoto et al.
patent: 4817091 (1989-03-01), Katzman et al.
patent: 4860333 (1989-08-01), Bitzinger et al.
patent: 4914572 (1990-04-01), Bitzinger et al.
Penney et al; "The software architecture for a large telephone switch", IEEE Transactions on communications; vol. COM 30, No. 6, Jun. 1982, pp. 1369-1378.
H. J. Goehertus; "5ESS-PRX architecture", Telecommunications Review; vol. 42, No. 3, Sep. 1984, pp. 111-131.
Bourne; "The DMS-100 distributed control system fault tolerance, digital-style"; Bell-Northern Research, Canada, vol. 7, No. 4 pp. 6-12.
Argoe et al. "System Recovery in the 2B Processor"; The International Switching Symposium; Paris May 7-11, 1979, pp. 141-148.
Brakel; "Designing a telephone system for quality"; Philips Telecommunication Review, vol. 40, No. 1, Apr. 1982, pp. 25-33.
Holden; "Common Control Design Using Matched Microprocessors for Failure Detection"; GTE Automatic Electric Journal; Sep.-Oct. 1982; pp. 118-121.
Willett; "Design of Recovery Strategies for a Fault-Tolerant No. 4 Electronic Switching System"; The Bell Technical Journal, vol. 61, No. 10, Dec. 1982, pp. 3019-3041.
telesis, 1983 three, DMS-100, BNR.
L. Wozich and A. Jajszczyk, "A Distributed Architecture Line Concentrator", WZT Telkom-Teletra, Poznan, Poland and Technical University of Poznan, Poznan, Poland.

Affiliated with

Also associated with

Rating

Fault tolerant, collateral message and recovery system within a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant, collateral message and recovery system within a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant, collateral message and recovery system within a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1692646