Clock multiplexer with selection and deselection of clock module

Details Clock multiplexer with selection and deselection of clock module Clock multiplexer with selection and deselection of clock module

1997-12-11

1999-06-08

Heckler, Thomas M.

G06F 106

Patent

active

059110643

ABSTRACT:
A circuit includes a plurality of logically identical clock modules which are all capable of driving the same clock output. The circuit has a selection input for selecting one of the clock modules for driving the clock output. After a change of the selection, a clock module just deselected awaits the completion of a period of the own clock signal before switching to deselection. The clock modules have a hold-off input which is coupled to a common signal line. A newly selected clock module switches to a selection state only after a beginning of a period of the own clock signal, provided that the selected clock module previously detects a signal on its hold-off input which indicates that all clock modules have deselected themselves. The common signal line is preferably coupled to the clock output, deselection being detected on the basis of the signal level which occurs after the beginning of the period after a change of the selection.

REFERENCES:
patent: 4282493 (1981-08-01), Moreau
patent: 5444714 (1995-08-01), Yun
IBM Technical Disclosure Bulletin Jvol. 32 No. 9B (Feb. 1990), pp. 82-84.

Affiliated with

Also associated with

Rating

Clock multiplexer with selection and deselection of clock module does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock multiplexer with selection and deselection of clock module, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock multiplexer with selection and deselection of clock module will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1688126