Static information storage and retrieval – Floating gate – Particular biasing
Patent
1998-08-25
1999-06-08
Phan, Trong
Static information storage and retrieval
Floating gate
Particular biasing
36518529, 365218, G11C 1604, G11C 700
Patent
active
059109173
ABSTRACT:
An IC memory device reduces the time required to complete operations for reading, writing, or erasing data continuously from the same sector address in plural memory chips by accomplishing said operations with a single command and sector address input operation. This IC memory device comprises a data control unit, a command control unit, and a serial clock signal generator. The data control unit handles command and data I/O operations between a data bus and the memory chips. The command control unit generates and applies a chip enable signal to each corresponding memory chip based on externally supplied command data. The serial clock signal generator generates an internal serial clock signal supplied to each memory chip based on an externally supplied serial clock signal. Data can thus be read, written, or erased continuously at the same sector address in plural memory chips with the operating command and sector address being input only once.
REFERENCES:
patent: 5568423 (1996-10-01), Jou et al.
patent: 5572466 (1996-11-01), Sukegawa
patent: 5621685 (1997-04-01), Cernea et al.
patent: 5809515 (1998-09-01), Kaki et al.
patent: 5822251 (1998-10-01), Bruce et al.
Mitsubishi Denki & Kabushiki Kaisha
Phan Trong
LandOfFree
Multi-chip IC memory device with a single command controller and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-chip IC memory device with a single command controller and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-chip IC memory device with a single command controller and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1686577