Multiplex communications – Wide area network – Packet switching
Patent
1994-09-30
1996-02-27
Marcelo, Melvin
Multiplex communications
Wide area network
Packet switching
370 941, H04J 326
Patent
active
054954819
ABSTRACT:
Methods and circuitry for arbitrating for control of a serial bus are described. According to one embodiment, one or more nodes of a serial bus are provided with a mechanism for discriminating between data packets and acknowledge packets. If a packet transmitted, repeated, or received by the node is a data packet, the node remains idle for a subaction gap time T.sub.sa to better ensure that the expected acknowledge packet is allowed to successfully propagate throughout the serial bus to the source node. If the packet transmitted by the node is an acknowledge packet, the node is free to begin the arbitration phase of the next subaction if there are no other conditions that prevent further arbitration by that node. To discriminate between data packets and acknowledge packets, a counter is used to determine the length of a transmitted packet, and the length is compared to the expected length of an acknowledge packet. If the length is equal to the expected length of an acknowledge packet, the packet is an acknowledge packet.
REFERENCES:
patent: 4914653 (1990-04-01), Bishop et al.
patent: 4985890 (1991-01-01), Matsumoto et al.
IEEE Standards Document P1394, "High Performance Serial Bus", Draft 7.1 v.1, 1994, pp. 105-112.
Apple Computer Inc.
Marcelo Melvin
LandOfFree
Method and apparatus for accelerating arbitration in a serial bu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for accelerating arbitration in a serial bu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for accelerating arbitration in a serial bu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1684385