Overload detector for an analog-to-digital converter

Details Overload detector for an analog-to-digital converter Overload detector for an analog-to-digital converter

1989-08-31

1990-08-21

Shoop, Jr., William M.

Coded data generation or conversion

Converter compensation

341120, 341155, 455217, H03M 106, H03M 110

Patent

active

049510517

ABSTRACT:
An overload detector for an analog-to-digital converter. A series of logic gates are connected to the output of an analog-to-digital converter for determining the presence of an upper limit and a lower limit of an overload condition. A signal indicative of such a condition is input to circuitry which extends the length of the signal so that it is visible or audible to a user. An algorithm for a computer causes a latch to be engaged when an overload condition occurs. The latch is coupled to a pulse stretching circuit which permits a visible or audible signal to be generated.

REFERENCES:
patent: 4302812 (1981-11-01), Fitch
patent: 4384278 (1983-05-01), Benjamin
patent: 4550425 (1985-10-01), Anderson et al.
patent: 4562456 (1985-12-01), Bolger
patent: 4602374 (1986-07-01), Nakamura et al.
patent: 4679028 (1987-07-01), Wilson et al.
patent: 4805192 (1989-02-01), Confalonieri et al.

Affiliated with

Also associated with

Rating

Overload detector for an analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Overload detector for an analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Overload detector for an analog-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1681508