Structured design method for generating a mesh power bus structu

Details Structured design method for generating a mesh power bus structu Structured design method for generating a mesh power bus structu

1987-06-24

1989-03-07

Lall, Parshotam S.

Boots, shoes, and leggings

364490, 364489, 364488, G06F 1546

Patent

active

048112372

ABSTRACT:
An automated LSI chip layout arrangement includes automated layout of the power bus distribution network. A complete interlocking mesh of buses is run in routing channels lying between groups of circuits to be powered. Each segment of the mesh powering net which affects the chip size is tested to see if it can be removed without adversely affecting the power distribution. If it can be removed, the segment is deleted. The next segment which is critical to the size of the chip is then tested, and the process is continued. Those segments of the power bus distribution network which do not affect the size of the chip are not eliminated. Thus, a low-resistance power distribution bus network is guaranteed, and chip size is minimized.

REFERENCES:
patent: H512 (1988-08-01), Borgini et al.
patent: T935003 (1975-06-01), Linville et al.
patent: 3617714 (1971-11-01), Kernighan et al.
patent: 3653072 (1972-03-01), Ballas et al.
patent: 4377849 (1983-03-01), Finger et al.
patent: 4554625 (1984-11-01), Otten
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4584653 (1986-04-01), Chih et al.
patent: 4593363 (1986-06-01), Burstein et al.
patent: 4636965 (1987-01-01), Smith et al.
patent: 4651284 (1987-03-01), Watanabe
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 4688072 (1987-08-01), Heath et al.
patent: 4698760 (1987-10-01), Lembach et al.
"Binary Decision Diagrams" by S. B. Akers, IEEE Transaction on Computers, vol. C-27, No. 6, Jun. 1978, pp. 509-516.
"Linear Ordering and Application to Placement" by Kang, published in conjunction with the ACM IEEE 20th Design Automation Conference, Jun. 27-29, 1983.
"A New Gridless Channel Router: Yet Another Channel Router the Second (YACR-II)" by Sangiiovanni-Vincentelli et al., published in conjunction with the IEEE International Conference on Computer Aided Design, Nov. 12-15, 1984.
"A Structured Design Method for High Diversity Standard Cell and Macrocell Layout of VLSI Chips", filed Jun. 19, 1987, R. N. Putatunda et al., copending patent application.
"The Genealogical Approach to the Layout Problem", by Szepieniec et al., published in conjunction with the 17th Design Automation Conference, Jun. 23-25, 1980.
"Happi: A Chip Compiler Based on Double-Level-Metal Technology" by Rathindra N. Putatunda et al., Design Automation Conference, Jun. 29, Jul. 2, 1986.
"Speeding Up Placement and Routing" by Naegale, p. 29 of the Jul. 10, 1986 issue of Electronics magazine.
"Happi: Fully Automatic Design for Submicron Subnanosecond IC Designs with from 50K to 400K Transistors", by Putatunda et al., published around Nov. 1985.

Affiliated with

Also associated with

Rating

Structured design method for generating a mesh power bus structu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Structured design method for generating a mesh power bus structu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structured design method for generating a mesh power bus structu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1674757