Pipelined computer with operand context queue to simplify contex

Details Pipelined computer with operand context queue to simplify contex Pipelined computer with operand context queue to simplify contex

1994-10-04

1996-07-30

Kim, Ken S.

395550, 395800, G06F 930

Patent

active

055420583

ABSTRACT:
A macropipelined microprocessor chip adheres to strict read and write ordering by sequentially buffering operands in queues during instruction decode, then removing the operands in order during instruction execution. Any instruction that requires additional access to memory inserts the requests into the queued sequence (in a specifier queue) such that read and write ordering is preserved. A specifier queue synchronization counter captures synchronization points to coordinate memory request operations among the autonomous instruction decode unit, instruction execution unit, and memory sub-system. The synchronization method does not restrict the benefit of overlapped execution in the pipelined. Another feature is treatment of a variable bit field operand type that does not restrict the location of operand data. Instruction execution flows in a pipelined processor having such an operand type are vastly different depending on whether operand data resides in registers or memory. Thus, an operand context queue (field queue) is used to simplify context-dependent execution flow and increase overlap. The field queue allows the instruction decode unit to issue instructions with variable bit field operands normally, sequentially identifying and fetching operands, and communicating the operand context that specifies register or memory residence across the pipeline boundaries to the autonomous execution unit. The mechanism creates opportunity for increasing the overlap of pipelined functions and greatly simplifies the splitting of execution flows.

REFERENCES:
patent: 3958221 (1976-05-01), Serra et al.
patent: 4402042 (1983-08-01), Guttag
patent: 4807113 (1989-02-01), Matsumoto et al.
patent: 4933847 (1990-06-01), Chau et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5117488 (1992-05-01), Noguchi et al.
patent: 5123096 (1992-06-01), Matuo
patent: 5220656 (1993-06-01), Itomitsu et al.
patent: 5222244 (1993-06-01), Carbine et al.
patent: 5233696 (1993-08-01), Suzuki

Affiliated with

Also associated with

Rating

Pipelined computer with operand context queue to simplify contex does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipelined computer with operand context queue to simplify contex, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipelined computer with operand context queue to simplify contex will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1667615