Method and a circuit for gradationally driving a flat display de

Details Method and a circuit for gradationally driving a flat display de Method and a circuit for gradationally driving a flat display de

1995-03-16

1996-07-30

Weldon, Ulysses

Computer graphics processing and selective visual display system

Plural physical display element control system

Display elements arranged in matrix

345 63, 345 68, G09G 328

Patent

active

055416187

ABSTRACT:
A method and circuit of driving a flat display panel formed of a plurality of cells each having a memory function, where the cells are formed at cross points of a plurality of X-electrodes and a plurality of Y-electrode orthogonal to the X-electrodes, a period of a frame for displaying a single picture is divided into a plurality of sequential subframes. Each of the subframes comprises: an addressing period during which cells to be lit later in a display period are selected from all the cells by being written by having a wall charge therein; and the display period subsequent to the address period for lighting the selected cells by applying sustain pulses to all the cells. A number of the sustain pulses included in each display period is predetermined differently for each subframe according to a weight given to each subframe. Gradation of visual brightness of each cell is determined by the accumulated number of the sustain pulses included in the subframes that are selectively operated during a single frame according to a required brightness level for each cell. Thus, an adequate time length can be allocated to required number of subframes to achieve a quality brightness-gradation for each cell.

REFERENCES:
patent: 3886403 (1975-05-01), Owaki et al.
patent: 3906290 (1975-09-01), Kurahashi et al.
patent: 3972040 (1976-07-01), Hilsum et al.
patent: 4368465 (1983-01-01), Hirakawa et al.
patent: 4499460 (1985-02-01), Pearson et al.
patent: 4575716 (1986-03-01), Holz et al.
patent: 4622549 (1986-11-01), Criscimagna et al.
patent: 4638218 (1987-01-01), Shinoda et al.
patent: 4716341 (1987-12-01), Oida et al.
patent: 4737687 (1988-04-01), Shinoda et al.
patent: 5030888 (1991-07-01), Salavin et al.
T. N. Ruckmongathan "1988 International Display Research Conference" pp. 80-85.
IEEE Transactions On Electron Devices, "Low-Voltage Operated AC Plasma-Display Panels", Shinoda et al, vol. ED-26, No. 8, Aug. 1979, pp. 1163-1167.
"Pulsed Gas Discharged Display With Memory", G. E. Holz, Burroughs Corporation, ECD, Plainfield, N.J., pp. 36-37.
Patent Abstracts of Japan, vol. 15, No. 67 (P-1167), Feb. 18, 1991, & JP-A-2 291 597, Dec. 3, 1990.
Patent Abstracts of Japan, vol. 14, No. 525 (P-1132), Nov. 19, 1990, & JP-A-2 219 092, Aug. 31, 1990.

Affiliated with

Also associated with

Rating

Method and a circuit for gradationally driving a flat display de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and a circuit for gradationally driving a flat display de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and a circuit for gradationally driving a flat display de will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1662895