Patent
1995-12-15
1998-07-21
Heckler, Thomas M.
G06F 104
Patent
active
057845999
ABSTRACT:
A method for setting host bus clock frequencies and processor core clock ratios in a multi-processor computer system. The method first determines original host bus frequency settings for each of the installed processors. The host bus is set to clock at the slowest of the frequency settings. Processor core clock ratios are then optimized for the new host bus frequency. The optimization process commences by determining the original processor core clock ratio settings for each processor. These ratio settings are individually optimized via an iterative process wherein the core clock ratios are incrementally increased and multiplied by the new host bus frequency. This process continues until the incremented core clock ratio yields a core clock frequency in excess of the maximum rating for the processor under test. The core clock ratio is then decremented and latched into the processor under test via a hard reset. Establishing core clock ratios based on the slowest host bus frequency setting insures that all processors can functionally coexist on a shared host bus and still perform in an optimal manner.
REFERENCES:
Intel.RTM. Pentium.RTM. Pro Family Developer's Manual vol. 1: Specification, p. 9-9 to 9-10; 11-5 to 11-7; 11-19, Jan. 1996.
National Semiconductor, National Clock Generation and Support Design Databook, pp. 3-73 to 3-81 and 3-95 to 3-99, 1995.
Compaq Computer Corporation
Heckler Thomas M.
LandOfFree
Method and apparatus for establishing host bus clock frequency a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for establishing host bus clock frequency a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for establishing host bus clock frequency a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1657031