Fault handler for a multiple computer system

Details Fault handler for a multiple computer system Fault handler for a multiple computer system

1980-02-05

1982-03-23

Zache, Raulfe B.

Boots, shoes, and leggings

371 16, 371 62, G06F 1100, G06F 1134

Patent

active

043216668

ABSTRACT:
A fault handler for each computer in a multiple computer system is disclosed, which excludes faulty computers from participating in the operation of the multiple computer system. The fault handler comprises one or more message checkers (216, 218, 220, 222 and 224) and a fault tolerator (228). In the disclosed embodiment, the fault handler further includes a synchronizer (226) for synchronizing the operation of the associated computer with the operation of the other computers in the system. The checker modules check each message received from the other computers, and forward the messages to the fault tolerator. From error messages received from the other computers and errors detected by its own checker modules, the fault tolerator (228) decides which computers are faulty and discards the messages received from those computers. Only messages received from non-faulty computers are passed on for further processing. When an error is detected in a message, the fault tolerator sends a message to all of the other computers identifying the computer which sent the message.

REFERENCES:
patent: 3648256 (1972-03-01), Paine et al.
patent: 3761884 (1973-09-01), Avsan et al.
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 3812468 (1974-05-01), Wollum et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3876987 (1975-04-01), Dalton et al.
patent: 3898621 (1975-08-01), Zelinski et al.
patent: 3921141 (1975-11-01), Wilber et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 3934131 (1976-01-01), Perschy
patent: 4012717 (1977-03-01), Censier et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4099234 (1978-07-01), Woods et al.
patent: 4099241 (1978-07-01), Ossfeldt
patent: 4233682 (1980-11-01), Liebergot et al.
Katsuki et al., "Pluribus-An Operational Fault-Tolerant Multiple Microprocessor", Proceeding of IEEE, vol. 66 No. 10, Oct. 78, pp. 1146-1159.
Wensley et al., "Sift: Design and Analysis of a Fault-Tolerant Computer for Aircraft Control", Proceeding of the IEEE, vol. 66, No. 10, Oct. 78, pp. 1240-1255.

Affiliated with

Also associated with

Rating

Fault handler for a multiple computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault handler for a multiple computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault handler for a multiple computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1653820