Parallel multiply accumulate array circuit

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36473602, G06F 748, G06F 752

Patent

active

057843066

ABSTRACT:
A circuit performs controlled multiplication, shifting, and accumulation operations. A sequence of pairs of input operand signals and corresponding arithmetic control signals are synchronously supplied to the circuit by an external controller. Arithmetic control values include a downshift value (DV) for controlling shifting operations and an accumulate number (AN) for controlling accumulation operations. The circuit includes n booth multipliers (BMs) for receiving the sequenced information and a first multiplexer having n inputs each coupled to a BM output. Each BM has a BM memory control unit. For rounding purposes during downshifting, each P register of each BM is primed before each multiply operation. An internal control circuit monitors the status of each BM. If all of the BMs are "busy" and another multiply request arrives, then a stall signal is sent to the external controller. When the status of BM.sub.i is "finished," the internal control circuit selects the output of BM.sub.i to output through the first MUX. A downshift circuit is controlled to shift the output of the first MUX according to the corresponding DV. A plurality of m accumulators each have an input coupled to receive a downshift circuit output. The AN signal is used to select which of the plurality of m accumulators to enable via an accumulate select bus. Each of the m accumulators may be implemented with an adder and a register. The external controller can select one of the m accumulators to receive the final product value.

REFERENCES:
patent: 5175702 (1992-12-01), Beraud et al.
patent: 5522085 (1996-05-01), Harrison et al.
patent: 5602766 (1997-02-01), Bauer et al.
patent: 5650953 (1997-07-01), Baier et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Parallel multiply accumulate array circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Parallel multiply accumulate array circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel multiply accumulate array circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1653328

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.