Boots – shoes – and leggings
Patent
1995-09-29
1998-07-21
Voeltz, Emanuel T.
Boots, shoes, and leggings
364491, G06F 1750
Patent
active
057842876
ABSTRACT:
A process for designing an integrated circuit chip s comprises specifying a plurality of regions on the chip in which a plurality of objects are to be placed, such that there are more of the objects than the regions, and specifying penalties for the objects to be placed in the regions respectively. The objects can be microelectronic cells, interconnect wiring segments, etc. An assignment of the objects to the regions is constructed, and a number of objects for movement between the regions is selected. An optimal permutation of movement of the selected number of objects between the regions is computed such that a cost corresponding to the total penalties for the assignment is maximally reduced, and the assignment is modified by moving the selected number of objects through the optimal permutation. The process steps are repeated iteratively such that a maximum number of objects which will produce a maximal reduction in cost is moved during each iteration. The optimal permutation is determined by computing penalty changes for moving the objects between the regions respectively, defining a penalty change scale having a plurality of subintervals, assigning the objects to the penalty change scale in accordance with their penalty changes, and moving the objects which have penalty changes in a number of subintervals having largest values of negative penalty change.
REFERENCES:
patent: 3617714 (1971-11-01), Kernighan
patent: 5187784 (1993-02-01), Rowson
patent: 5359538 (1994-10-01), Hui et al.
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5521836 (1996-05-01), Hartoog et al.
patent: 5566078 (1996-10-01), Ding et al.
Wei et al.,"Towards Efficient Hierarchical Designs by Ratio Cut Partitioning," ICCAD'89, pp. 298-301, 1989.
Metropolis et al., "Equation of State Calculations by Fast Computing Machines," Journal of Chemistry and Physics, pp. 1087-1092, 1993.
Saab et al., "Stochastic Evolution: A Fast Effective Heuristic for Some Generic Layout Problems," Design Automation Conf., pp. 26-31, 1990.
Kleinhans et al., "GORDIAN: VLSI Placement by Quadratic Programming and Slicing Optimization," IEEE Transactions on CAD, pp. 356-365, 1991.
Sechen et al., "An Improved Objective Function for Mincut Circuit Partitioning," ICCAD '88, pp. 502-505, 1988.
Kernighan et al., "An Efficient Heuristic Procedure for Partitioning Graphics" Bell System Technical Journal, 49, pp. 291-307, 1970.
Fiduccia et al., "A Linear Time Heuristic for Improving Network Partitions," 19.sup.th Design Automation Conference, pp. 175-181, 1982.
Kring et al., "A Cell Replicating Approach to Mincut Based Circuit Partitioning," IEEE Int'l Conference on CAD, pp. 2-5, 1991.
Sherwani, Naveed A., Algorithms For VLSI Physical Design Automation, Kluwer Academic Publishers, 1993,pp. 173-174.
Bertsekas, Dimitri P., Linear Network Optimization: Algorithms and Codes, The MIT Press, 1991,pp. 167-243.
Murty, Katta G., Network Programming, Prentice Hall, 1992,pp. 168-187.
Aleshin Stanislav V.
Andreev Alexander E.
Jones Edwin R.
Koford James S.
Kudryavtsev Valeriy B.
Garbowski Leigh Marie
LSI Logic Corporation
Voeltz Emanuel T.
LandOfFree
Physical design automation system and process for designing inte does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Physical design automation system and process for designing inte, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Physical design automation system and process for designing inte will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1652999