Synchronous dynamic random access memory

Details Synchronous dynamic random access memory Synchronous dynamic random access memory

1999-10-14

2000-11-07

Nguyen, Viet Q.

Static information storage and retrieval

Addressing

Sync/clocking

36523001, 36523003, 36523006, 365205, G11C 800

Patent

active

061446157

ABSTRACT:
A synchronous DRAM has cell arrays arranged in matrix, divided into banks accessed asynchronously, and n bit I/O buses for transferring data among the cell arrays. In the DRAM, the banks are divided into m blocks, the n-bit I/O buses located between adjacent banks, is used for time sharing between adjacent banks in common, the n bit I/O buses, used for time sharing between adjacent banks in common, are grouped into n/m-bit I/O buses, every n/m bits for each block of m blocks of bank, and in each block in each bank, data input/output are carried out between the n/m-bit I/O buses and data bus lines in each block. A synchronous DRAM includes a first and second internal clock systems for controlling a burst data transfer in which a string of burst data being transferred in synchronism with an external clock signal, when one of the internal clock systems is driven, the burst data transfer is commenced immediately by the selected internal clock system.

REFERENCES:
patent: Re35723 (1998-02-01), Takasugi
patent: 4630230 (1986-12-01), Sundet
patent: 5327390 (1994-07-01), Takasugi
patent: 5384745 (1995-01-01), Konishi et al.
patent: 5386385 (1995-01-01), Stephens, Jr.
patent: 5390149 (1995-02-01), Vogley et al.
patent: 5446696 (1995-08-01), Wone et al.
patent: 5450364 (1995-09-01), Stephens, Jr. et al.
patent: 5539696 (1996-07-01), Patel
patent: 5587950 (1996-12-01), Sawada et al.
patent: 5590086 (1996-12-01), Park et al.
patent: 5594704 (1997-01-01), Konishi et al.
patent: 5596541 (1997-01-01), Toda
patent: 5631871 (1997-05-01), Park et al.
patent: 5654912 (1997-08-01), Hasegawa et al.
patent: 5682343 (1997-10-01), Tomishima
patent: 5703828 (1997-12-01), Park et al.
patent: 5715211 (1998-02-01), Toda
patent: 5717645 (1998-02-01), Kengeri et al.
patent: 5812490 (1998-09-01), Tsukuda
patent: 5831928 (1998-11-01), Nakano et al.
patent: 5835956 (1998-11-01), Park et al.
patent: 5838990 (1998-11-01), Park et al.
patent: 5867440 (1999-02-01), Hidaka
patent: 5867446 (1999-02-01), Konishi et al.
patent: 5946266 (1999-08-01), Iwamoto et al.
patent: 5949732 (1999-09-01), Kirihata
patent: 5956285 (1999-09-01), Watanabe
Masao Taguchi, et al., "A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture," IEEE Journal of Solid-State Circuits, No. 11, pp. 1493-1497, Nov. 26, 1991.

Affiliated with

Also associated with

Rating

Synchronous dynamic random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Synchronous dynamic random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous dynamic random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1648219