Multiple-processor computer system with asynchronous execution o

Details Multiple-processor computer system with asynchronous execution o Multiple-processor computer system with asynchronous execution o

1991-06-26

1994-05-31

Dixon, Joseph L.

Excavating

371 681, 371 683, G06F 900

Patent

active

053177266

ABSTRACT:
A fault-tolerant computer system employs multiple identical CPUs executing the same instruction stream, each with their own independent memory. The multiple CPUs are loosely synchronized, as by counting events such as operating cycles and stalling any CPU ahead of others. Data output references via separate busses are voted at separate ports of each of the CPUs by voting circuits which detect when all CPUs have made the same reference, and only then pass on identical references to external I/O busses. The ports may include FIFO buffers to allow output references from the asynchronous CPUs to be handled as the CPUs load the FIFOs at different times. Input data to the CPUs from the I/O busses is not voted, but is buffered to allow the CPUs to accept it at their own clock rate.

REFERENCES:
patent: 3602900 (1971-08-01), Delaigue et al.
patent: 3681578 (1972-08-01), Stevens
patent: 3735356 (1973-05-01), Yates
patent: 3760364 (1973-09-01), Yamauchi et al.
patent: 3761884 (1973-09-01), Avsan et al.
patent: 3783250 (1974-01-01), Fletcher et al.
patent: 3810119 (1974-05-01), Zieve et al.
patent: 3833798 (1974-09-01), Huber et al.
patent: 3848116 (1974-11-01), Moder et al.
patent: 3921149 (1975-11-01), Kreis et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4030074 (1977-06-01), Giorcelli
patent: 4187538 (1980-02-01), Douglas et al.
patent: 4224664 (1980-09-01), Trinchieri
patent: 4234920 (1980-11-01), Van Ness et al.
patent: 4253144 (1981-02-01), Bellamy et al.
patent: 4257097 (1981-03-01), Moran
patent: 4315310 (1982-02-01), Bayliss et al.
patent: 4316245 (1982-02-01), Luu et al.
patent: 4321666 (1982-03-01), Tasar et al.
patent: 4330826 (1982-05-01), Whiteside et al.
patent: 4358823 (1982-11-01), McDonald et al.
patent: 4375683 (1983-03-01), Wensley
patent: 4380046 (1983-04-01), Fung
patent: 4392196 (1983-07-01), Glenn et al.
patent: 4392199 (1983-07-01), Schmitter et al.
patent: 4399504 (1983-08-01), Obermarck et al.
patent: 4412218 (1983-10-01), Niitsu
patent: 4412281 (1983-10-01), Works
patent: 4414624 (1983-11-01), Summer, Jr. et al.
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4428044 (1984-01-01), Liron
patent: 4430707 (1984-02-01), Kim
patent: 4432051 (1984-02-01), Bogaert et al.
patent: 4438494 (1984-03-01), Budde et al.
patent: 4455605 (1984-06-01), Cormier et al.
patent: 4456952 (1984-06-01), Mohrman et al.
patent: 4458307 (1984-07-01), McAnlis et al.
patent: 4493019 (1985-01-01), Kim et al.
patent: 4497059 (1985-01-01), Smith
patent: 4517673 (1985-05-01), Brown et al.
patent: 4541094 (1985-09-01), Stiffler et al.
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4570261 (1986-02-01), Maher
patent: 4577272 (1986-03-01), Ballew et al.
patent: 4589066 (1986-05-01), Lam et al.
patent: 4590554 (1986-05-01), Glazer et al.
patent: 4591977 (1986-05-01), Nissen et al.
patent: 4607365 (1986-08-01), Greig et al.
patent: 4616312 (1986-10-01), Uebel
patent: 4633394 (1986-12-01), Georgiou et al.
patent: 4638427 (1987-01-01), Martin
patent: 4646231 (1987-02-01), Green et al.
patent: 4648035 (1987-03-01), Fava et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4703452 (1987-10-01), Abrant et al.
patent: 4709325 (1987-11-01), Yajima
patent: 4733353 (1988-03-01), Jaswa
patent: 4751639 (1988-06-01), Corcoran et al.
patent: 4757442 (1988-07-01), Sakata
patent: 4757505 (1988-07-01), Marrington et al.
patent: 4763333 (1988-08-01), Byrd
patent: 4774709 (1988-09-01), Tulplue et al.
patent: 4799140 (1989-01-01), Dietz et al.
patent: 4800462 (1989-01-01), Zacher et al.
patent: 4805107 (1989-02-01), Kieckhafer et al.
patent: 4816900 (1989-03-01), Williams
patent: 4819159 (1989-04-01), Shipley et al.
patent: 4823256 (1989-04-01), Bishop et al.
patent: 4827401 (1989-05-01), Hrustich et al.
patent: 4831520 (1989-05-01), Rubinfeld et al.
patent: 4845419 (1989-07-01), Hacker
patent: 4847837 (1989-07-01), Morales et al.
patent: 4849979 (1989-07-01), Maccianti et al.
patent: 4853872 (1989-08-01), Shimoi
patent: 4868818 (1989-09-01), Madan et al.
patent: 4868826 (1989-09-01), Smith et al.
patent: 4868832 (1989-09-01), Marrington et al.
patent: 4873685 (1989-10-01), Millis, Jr.
patent: 4879716 (1989-11-01), McNally et al.
patent: 4907232 (1990-03-01), Harper et al.
patent: 4912698 (1990-03-01), Bitzinger et al.
patent: 4914657 (1990-04-01), Walter et al.
patent: 4933940 (1990-06-01), Walter et al.
patent: 4937741 (1990-06-01), Harper et al.
patent: 4945486 (1990-07-01), Nitschke et al.
patent: 4959774 (1990-09-01), Davis
patent: 4965717 (1990-10-01), Cutts, Jr. et al.
patent: 4980857 (1990-12-01), Walter et al.
patent: 5018148 (1991-05-01), Patel et al.
patent: 5020059 (1991-05-01), Gorin et al.
Biin 60 System Technical Overview .
Malaiya, Fault-Tolerance in Multiple Processor Systems, State Univ. of N.Y. at Binghamton, School of Advanced Technology, pp. 710-716.
David W. Boogs, Fault Tolerant Computer Enhances Control System Reliability, Control Engineering, pp. 129-132, Sep. 1981.
Kirrivann, Fault Tolerance in Price Control, IEEE Micro, pp. 27-49, Oct. 1987.
S. Chang, "Multiple-Read Single Write Memory and its Applications", IEEE Transactions on Computers, Aug. 1990, pp. 689-694.
Cohen, E. I., et al., "Storage Hierarchies," IBM Systems Journal, 1989 Frison, S. G., et al., Interactive Consistency and Its Impact on the Design of TMR Systems, August Systems, Inc., IEEE 1982.
McCluskey, E. J., et al., "Comparative Architecture of High-Availability Computer Systems," IEEE, Digest of Papers, COMP-CON, Spring 1977.
Smith, B. T., et al., "Architectural Description of a Fault-Tolerant Multiprocessor Engineering Prototype," IEEE Computer Soc., FTCS-8, Jun. 1978.
Wensley, J. H., "Fault-Tolerant Systems Can Prevent Timing Problems," Computer Design, Nov. 1982.
D. Nadel, "Closely Coupled asynchronous hierarchical and parallel processing in an open architecture", The 12th Annual International Symposium on Computer Architecture, Conference Proceedings, Boston, Mass. Jun. 17-19, 1985, pp. 215-220.

Affiliated with

Also associated with

Rating

Multiple-processor computer system with asynchronous execution o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple-processor computer system with asynchronous execution o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-processor computer system with asynchronous execution o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1634993