Program history for pipelined processor including temporary stor

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395575, 364DIG1, 3642545, 3642558, 3642613, 3642666, 3642656, G06F 938, G06F 1130

Patent

active

053177002

ABSTRACT:
A program history (P-history) listing of branch-type instruction addresses for pipelined data processing system that employs one or more pipelined processors is stored in a random access memory (RAM) which is also used to store other executive or task information. A set of three queue registers is used to respectively store, 1) the absolute "to" address to which a branch instruction will jump, 2) the relative "to" address, to which the branch instruction will jump, and 3) the relative "from" address, from which the branch instruction will jump. The queues allow the storage of the P-history in the RAM without interference with the use of the RAM by the other functions that access it and without interruption of the pipelined processor.

REFERENCES:
patent: 4016543 (1977-04-01), Franks et al.
patent: 4176394 (1979-11-01), Kaminski et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Program history for pipelined processor including temporary stor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Program history for pipelined processor including temporary stor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Program history for pipelined processor including temporary stor will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1634592

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.