Boots – shoes – and leggings
Patent
1992-08-21
1996-01-30
Coleman, Eric
Boots, shoes, and leggings
364247, 364263, 3642816, 3642445, 364DIG1, G06F 938
Patent
active
054887305
ABSTRACT:
A data dependency scoreboard for a pipelined digital computer includes a source counter and a destination counter for each general purpose register (GPR). The source counter for each GPR is incremented each time that a specifier is decoded that specifies the use of the source counter's GPR as a source operand. The source counter is decremented each time that an execution unit reads a source operand from the source counter's GPR. The destination counter is incremented each time that a specifier is decoded that specifies the use of the counter's GPR as a destination operand. The destination counter is decremented each time that the execution unit writes to the destination counter's GPR. A data dependency conflict causing a complex specifier unit to stall occurs when operand processing requires a write to a GPR that has a source counter value greater than zero, and when operand processing requires a read of a GPR that has a destination counter value greater than zero. Source and destination counts from the data dependency scoreboard for a GPR referenced by a complex specifier being processed, for example, are pipelined through down counters in the complex specifier unit, and the counts are updated in the complex specifier unit as the execution unit reads source operands from the GPR and writes to the GPR.
REFERENCES:
patent: Re32493 (1987-09-01), Matsumoto et al.
patent: 4789925 (1988-12-01), Lahti
patent: 4875160 (1989-10-01), Brown, III
patent: 4891753 (1990-01-01), Budde et al.
patent: 5109495 (1992-04-01), Fite et al.
patent: 5125083 (1992-06-01), Fite et al.
patent: 5142633 (1992-08-01), Murray
patent: 5150469 (1992-09-01), Jouppi
patent: 5155843 (1992-11-01), Stamm et al.
patent: 5214763 (1993-05-01), Blaner
patent: 5347648 (1994-09-01), Stamm
patent: 5363495 (1994-11-01), Fry
Acosta et al., "An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors," IEEE Transactions in Computers C-35 (Sep. 1986) No. 9, New York, N.Y., pp. 815-828.
Matsumoto et al., "A High-Performance Architecture for Variable Length Instructions", Systems & Computers in Japan, No. 3 (May 1985), Washington, D.C., pp. 19-28.
Fossum et al., "New VAX Squeezes Mainframe Power Into Mini Package", Computer Design, vol. 24, No. 3 (Mar. 1985), Littleton, Mass., pp. 173-181.
Brown, III John F.
Gowan Mary K.
Coleman Eric
Digital Equipment Corporation
Drozenski Diane C.
Fisher Arthur W.
Maloney Denis G.
LandOfFree
Register conflict scoreboard in pipelined computer using pipelin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Register conflict scoreboard in pipelined computer using pipelin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Register conflict scoreboard in pipelined computer using pipelin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-163044