Patent
1994-10-31
1996-01-30
Moore, David K.
395300, 395500, G06F 1546
Patent
active
054887283
ABSTRACT:
A microprocessor is disclosed herein with an idle mode of operation. The microprocessor provides a very quick interrupt that can be asserted externally. A Run/Stop (R/S) pin on the chip is asserted to access and hold the idle mode. The R/S pin is electrically connected to a central control unit. An additional pin, which may be termed an "acknowledge pin", is provided to indicate when the microprocessor is in the idle state. The R/S pin and the acknowledge pin can be useful for any operation in which the microprocessor must be stopped quickly, and can be used for bus control, debugging, diagnostics, multi-processor synchronization, and direct memory access operations. The idle mode is asserted between instructions, at an instruction boundary following execution of one instruction, but before execution of the next, when the execution unit has completed all its modifications of registers, flags, and memory for a first instruction, but before it begins this modification for the next instruction following in the pipeline. In the idle mode, the decoder does not issue instructions into the pipeline, but the clock operates normally and other microprocessor functions are operable. A port may be provided, with a secondary control unit for issuing simple instructions directly to the execution unit, bypassing the normal instruction issue process. The present invention can be useful for implementing debugging and remote diagnostic systems, and also for synchronizing microprocessors running in parallel.
REFERENCES:
patent: 4010448 (1977-03-01), Bennett et al.
patent: 4403287 (1983-09-01), Blahut et al.
patent: 4547849 (1985-10-01), Louie et al.
patent: 4896289 (1990-01-01), Svinicki et al.
patent: 4914325 (1990-04-01), Yamada
patent: 4945536 (1990-07-01), Hancu
patent: 4949360 (1990-08-01), Martin
patent: 4967326 (1990-10-01), May
patent: 5032983 (1991-07-01), Fu et al.
patent: 5036453 (1991-07-01), Renner et al.
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5070476 (1991-12-01), Fujiwara
patent: 5124910 (1992-06-01), Koumoto et al.
patent: 5125088 (1992-06-01), Culley
patent: 5128970 (1992-07-01), Murphy
patent: 5218525 (1993-06-01), Amasaki et al.
patent: 5222068 (1993-06-01), Burchard
patent: 5254942 (1993-10-01), D'Souza
patent: 5276824 (1994-01-01), Skruhak et al.
patent: 5281664 (1994-01-01), Hahn et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5353424 (1994-10-01), Partovi et al.
Search Report of Oct. 7, 1994.
Hafiz Tariq Rafiq
Intel Corporation
Moore David K.
LandOfFree
Microprocessor having a run/stop pin for accessing an idle mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having a run/stop pin for accessing an idle mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having a run/stop pin for accessing an idle mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-162982