Boots – shoes – and leggings
Patent
1995-10-10
1998-09-22
Malzahn, David H.
Boots, shoes, and leggings
395563, G06F 738
Patent
active
058124390
ABSTRACT:
A floating point system and method employing instructions where instruction have incorporated floating point information. The floating point information indicates whether an exception trap should occur and the type of rounding to be performed upon "inexact" arithmetic results. The floating point information further indicates whether other floating-point exception traps should occur. This information allows dynamic (e.g. instruction-by-instruction) modification of various operating parameters of the CPU without modifying information in status registers using special instructions or modes, thereby increasing overall CPU performance. The technique is also supported by several mechanisms for providing precise floating-point exceptions.
REFERENCES:
patent: 4338675 (1982-07-01), Palmer et al.
patent: 4879676 (1989-11-01), Hansen
patent: 4961161 (1990-10-01), Kojima
patent: 5341320 (1994-08-01), Trissel et al.
patent: 5408427 (1995-04-01), Einaj et al.
patent: 5548545 (1996-08-01), Brashears et al.
patent: 5559977 (1996-09-01), Avnon et al.
patent: 5600584 (1997-02-01), Schlafly
Power PC 601; RISC Microprocessor User's Manuel; pp. 2-47 through 2-57 and 3-45 through 3-49, 1993.
G.J. Balm et al., IBM Technical Disclosure Bulletin, Jan. 1978, vol. 20 No. 8 pp. 3267-3272.
Malzahn David H.
MicroUnity Systems Engineering, Inc.
LandOfFree
Technique of incorporating floating point information into proce does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Technique of incorporating floating point information into proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Technique of incorporating floating point information into proce will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1629570