Boots – shoes – and leggings
Patent
1996-06-24
1998-09-22
Voeltz, Emanuel Todd
Boots, shoes, and leggings
364488, 364489, 364490, G06F 1750
Patent
active
058124179
ABSTRACT:
A technique for configuring multiple datapath components into a one-dimensional datapath sequence to form a datapath module that provides a specified function entails counting the number of instances in which a datapath line non-redundantly passes a datapath component in each of a plurality of different one-dimensional configurations of the datapath components for which ports of the datapath components and, as necessary, the datapath module are interconnected through datapath lines to provide the specified function. The datapath components are then placed in a particular one of the one-dimensional configurations for which the number of instances counted during the counting operation is a minimum, subject to any timing constraint. Before performing the counting and placing operations, a special procedure is preferably employed to reduce the number of configurations considered during the counting operation. The special procedure entails determining whether there is any datapath component having a single input port and a single output port. If so, an appropriate interconnection of each such single-input/single-output datapath component to another datapath component is established to form a larger datapath component, thereby reducing the number of non-interconnected datapath components. The present technique can be implemented manually and/or with apparatus such as a computer.
REFERENCES:
patent: 5426591 (1995-06-01), Ginetti et al.
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5519627 (1996-05-01), Mahmood et al.
Buddi et al. ("Layout synthesis for datapath designs", IEEE Comput. Soc. Press, Proceedings EURO-DAC '95: European Design Automation Conference with EURO-VHDL, 18 Sep. 1995, pp.86-90).
Choi et al. ("Exploration of area and performance optimized datapath design using realistic cost metrics", IEEE, 1995 IEEE Symposium on Circuits and Systems, 28 Apr. 1995, pp. 1049-1052).
Safir et al. ("A floorplanner driven by structural and timing constraints", IEEE, 1994 IEEE International Symposium on Circuits and Systems, 30 May 1994, pp. 157-160).
Cai et al, "A Data Path Layout Assembler for High Performance DSP Circuits," 27th ACM/IEEE Design Automation Conf., Paper 18.1, 1990, pp. 306-311.
Cohen et al, "Track Assignment in the Pathway Datapath Layout Assembler," 91 IEEE Int. Conf. Computer Aided Design, 1991, pp. 102-105.
Trick et al, "LASSIE: Structure to Layout for Behavior Synthesis Tools," 26th ACM/IEEE Design Automation Conf., Paper 8.1, 1989, pp. 104-109.
Weste et al, Principles of CMOS VLSI Design, A Systems Perspective (2nd ed., Addison-Wesley Publishing Co.), 1985, pp. 21-39.
"Verilog-XL.RTM. Tutorial," Cadence Design Systems, Mar. 1991, pp. 1-68.
Kik Phallaka
Meetin Ronald J.
National Semiconductor Corporation
Todd Voeltz Emanuel
LandOfFree
Method and apparatus utilizing datapath line minimization to gen does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus utilizing datapath line minimization to gen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus utilizing datapath line minimization to gen will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1629368