Memory controller with address independent burst mode capability

Details Memory controller with address independent burst mode capability Memory controller with address independent burst mode capability

Filed on

1980-10-31

Date issued

1983-01-25

Examiner

Chan, Eddie

Patent Class

Boots, shoes, and leggings

Other Related Categories

365230, G06F 1300, G06F 1306, G06F 1130, G11C 700

Type

Patent

Status

active

Patent number

043707122

Description

ABSTRACT:
A memory controller couples to a number of memory modules and includes a number of control circuits. The control circuits include address counter circuits which are loaded with a portion of the address of each predetermined type of command from a requesting device. This command when decoded causes the controller to read out from the memory modules a predetermined number of words starting with any word boundary at the location specified by the stored address portion.

REFERENCES:
patent: 4025903 (1977-05-01), Kaufman et al.
patent: 4124891 (1978-11-01), Weller et al.
patent: 4149239 (1979-04-01), Jenkins et al.
patent: 4236203 (1980-11-01), Curley et al.
patent: 4241399 (1980-12-01), Strecker et al.

Affiliated with

Also associated with

Rating

Memory controller with address independent burst mode capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory controller with address independent burst mode capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory controller with address independent burst mode capability will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1627297