Method and system for building bit plane images in bit-mapped di

Details Method and system for building bit plane images in bit-mapped di Method and system for building bit plane images in bit-mapped di

1996-03-27

1998-09-22

Kim, Matthew M.

Computer graphics processing and selective visual display system

Display peripheral interface input device

Light pen for fluid matrix display panel

345113, 345116, 345509, G09G 536

Patent

active

058121129

ABSTRACT:
In a measurement instrument, a display processor system and method for efficiently building a display image on a bit-mapped liquid crystal display are provided. The display processor system contains a set of bit plane images corresponding to predetermined images such as figures, menus, axes for a graphical plot, and other commonly needed images. Because the bit plane images are already processed and defined, operating on the display image becomes a simplified, high-level operation in which the desired image is constructed according to a display operation sequence. Virtual trace bit plane images are also employed to accommodate incoming measurement values which are appended to measurement traces, thereby causing the measurement traces to change rapidly. Virtual bit planes skip the intermediate step of constructing an entire bit plane image so that the displayed image may be more rapidly updated with the changing measurement traces. The burden on the instrument microprocessor of building and then rebuilding a display image on the bit-mapped display is thus minimized.

REFERENCES:
patent: 4914607 (1990-04-01), Takanashi et al.
patent: 4951229 (1990-08-01), DiNicola et al.
patent: 5081592 (1992-01-01), Jenq
patent: 5231385 (1993-07-01), Gengler et al.
patent: 5254979 (1993-10-01), Trevett et al.
patent: 5347624 (1994-09-01), Takanashi et al.
patent: 5517105 (1996-05-01), Holzwarth
patent: 5530454 (1996-06-01), Etheridge et al.
patent: 5668469 (1997-09-01), Natori et al.
patent: 5684508 (1997-11-01), Brilman
"E-1330 LCD Controller IC Application Manual", pp. 1, 28-33, and 38-39, Seiko Epson Corp., Mar. 1992, Japan.

Affiliated with

Also associated with

Rating

Method and system for building bit plane images in bit-mapped di does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for building bit plane images in bit-mapped di, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for building bit plane images in bit-mapped di will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1626655