Recovery control register

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395375, 371 12, 371 19, G06F 1500

Patent

active

052936139

ABSTRACT:
A Recovery Control Register is embodied as two multi-bit registers; a staged register and an immediate register. The immediate register contains the information which is read by the CP microcode and used during recovery. The staged register is a platform where a footprint can be assembled by the CP microcode before the retry checkpoint is changed. The CP microcode can operate on either register through the use of "SET", "AND" and "OR" functions. The choice of these operators as well as the decision to separate the registers into bit ranges provides the microcode with maximum flexibility when setting up new checkpoint values. When a recovery algorithm requires that the recovery footprint change immediately, microcode operates on the immediate register. If, however, the recovery footprint needs to be synchronized with the event which requires the change, for example a store being released, the microcode puts the appropriate footprint into the staged register and issues a release signal to the completion/interrupt logic within the CP. When the release is processed and broadcast as a Completion Report a variable number of cycles later, the checkpoint is advanced and the immediate register is updated in the same cycle, thereby allowing for a crisp transition from one recovery window to the next.

REFERENCES:
patent: 4044337 (1977-08-01), Hicks et al.
patent: 4589087 (1986-05-01), Auslander et al.
patent: 4703481 (1987-10-01), Fremont
patent: 4901233 (1990-02-01), Liptay
patent: 4912707 (1990-03-01), Kogge et al.
IBM TDB vol.27, No. 5, Oct. 1984, pp. 2757-2759, "Exception Handling . . . Machine"by W. Brantley et al.
IBM TDB vol. 27, No. 4A, Sep. 1984, pp. 2231-2232 "Checkpoint Register" by J. A. Wetzel.
IBM TDB vol. 26, No. 9, Feb. 1984, pp. 4840-4841, "Central Processor Retry" by E. J. Annunziata et al.
IBM TDB vol. 25, No. 11B, Apr. 1983, pp. 5960-5961, "Shared Cache In a Checkpoint Environment" by Weiss et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Recovery control register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Recovery control register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Recovery control register will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-162353

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.