Boots – shoes – and leggings
Patent
1983-01-28
1985-09-24
Zache, Raulfe B.
Boots, shoes, and leggings
371 32, 371 48, G06F 1300, G06F 1100
Patent
active
045436282
ABSTRACT:
A digital data processing system including a number of input/output units that communicate with a memory over an input/output bus and through an input/output interface. The input/output interface pipelines data transfers between the input/output units and the memory. The interface includes an incoming and outgoing buffer for queuing requests from the input/output units, and transfers from the memory. In the event of an error in the input/output interface's pipeline buffer, the interface transmits, by means of a fault cycle over the bus, information to the input/output unit that initiated the transfer unit to enable it to recover.
REFERENCES:
patent: 3824547 (1974-07-01), Green et al.
patent: 3932841 (1976-01-01), Deerfield et al.
patent: 3956589 (1976-05-01), Weathers et al.
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4149142 (1979-04-01), Kageyama et al.
patent: 4232366 (1980-11-01), Levy et al.
patent: 4304001 (1981-12-01), Cope
patent: 4348722 (1982-09-01), Gunter et al.
"A Systematic Approach to the Design of Digital Bussing Structures" by K. Thurber et al.; Fall Joint Computer Conference; 1972, pp. 719-740.
Systems Engineering Laboratories, Technical Manual-32/70 Series Computer; Publication No. 303-320070-000; Apr. 1974; pp. 6-1 to 6-8.
Digital Equipment Corporation
Niessen William G.
Zache Raulfe B.
LandOfFree
Bus for data processing system with fault cycle operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bus for data processing system with fault cycle operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus for data processing system with fault cycle operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1617107