Protocol for interrupt bus arbitration in a multi-processor syst

Details Protocol for interrupt bus arbitration in a multi-processor syst Protocol for interrupt bus arbitration in a multi-processor syst

1996-09-17

1997-12-09

Ray, Gopal C.

395733, 395737, 395868, G06F 1326

Patent

active

056969767

ABSTRACT:
A multi-processor system includes an interrupt bus used for arbitrating among eligible processors to determine which processor is to service of an interrupt request. The interrupt bus comprises wired-OR connection data lines that are used for arbitration. A local interrupt controller that handles the acceptance of interrupt request messages on the interrupt bus is associated with each processor. To minimize interruption of high priority tasks, interrupts can be accepted by the processor in the system that is currently running the lowest priority task. An arbitration protocol governs the interrupt bus and determines the lowest priority processor. The arbitration protocol includes choosing one among the lowest priority processors by means of a random priority scheme that uses an arbitration ID that is updated with each message.

REFERENCES:
patent: 3812463 (1974-05-01), Lahti et al.
patent: 3895353 (1975-07-01), Dalton
patent: 3905025 (1975-09-01), Davis et al.
patent: 4209838 (1980-06-01), Alcorn, Jr. et al.
patent: 4250546 (1981-02-01), Boney et al.
patent: 4268904 (1981-05-01), Suzuki et al.
patent: 4271468 (1981-06-01), Christensen et al.
patent: 4394730 (1983-07-01), Suzuki et al.
patent: 4402040 (1983-08-01), Evett
patent: 4420806 (1983-12-01), Johnson, Jr. et al.
patent: 4435780 (1984-03-01), Herrington et al.
patent: 4482954 (1984-11-01), Vrielink et al.
patent: 4484264 (1984-11-01), Friedli et al.
patent: 4495569 (1985-01-01), Kagawa
patent: 4621342 (1986-11-01), Capizzi et al.
patent: 4648029 (1987-03-01), Cooper et al.
patent: 4654820 (1987-03-01), Brahm et al.
patent: 4788639 (1988-11-01), Tamaru
patent: 4796176 (1989-01-01), D'Amico et al.
patent: 4799148 (1989-01-01), Nishioka
patent: 4805096 (1989-02-01), Crohn
patent: 4833598 (1989-05-01), Imamura et al.
patent: 4839800 (1989-06-01), Barlow et al.
patent: 4860196 (1989-08-01), Wengert
patent: 4866664 (1989-09-01), Burkhardt, Jr. et al.
patent: 4868742 (1989-09-01), Gant et al.
patent: 4903270 (1990-02-01), Johnson et al.
patent: 4914580 (1990-04-01), Jensen et al.
patent: 4920486 (1990-04-01), Nielsen
patent: 4930070 (1990-05-01), Yonekura et al.
patent: 4953072 (1990-08-01), Williams
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 5060139 (1991-10-01), Theus
patent: 5067071 (1991-11-01), Schannin et al.
patent: 5083261 (1992-01-01), Wilkie
patent: 5099414 (1992-03-01), Cole et al.
patent: 5101497 (1992-03-01), Culley et al.
patent: 5123094 (1992-06-01), MacDougall
patent: 5125093 (1992-06-01), McFarland
patent: 5134706 (1992-07-01), Cushing et al.
patent: 5146597 (1992-09-01), Williams
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5179707 (1993-01-01), Piepho
patent: 5193187 (1993-03-01), Strout, II et al.
patent: 5201051 (1993-04-01), Koide
patent: 5210828 (1993-05-01), Bolan et al.
patent: 5218703 (1993-06-01), Fleck et al.
patent: 5261107 (1993-11-01), Klim et al.
patent: 5265215 (1993-11-01), Fukuda et al.
patent: 5274767 (1993-12-01), Maskovyak
patent: 5276690 (1994-01-01), Lee et al.
patent: 5282272 (1994-01-01), Guy et al.
patent: 5283869 (1994-02-01), Adams et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5325536 (1994-06-01), Chang et al.
patent: 5410710 (1995-04-01), Sarangdhar et al.
patent: 5428794 (1995-06-01), Williams
Examiner's Report to the Comptroller under Section 17 (The Search Report)--re: Application No. GB 9402811.5, completed May 11, 1994.
L.C. Eggebrecht, "Interfacing to the IBM Personal Computer" pp. 150-153 (1990).
Popescu, et al. "The Metaflow Architecture" pp. 10-73 IEEE Micro (Jun., 1991).
Thorne, M. "Computer Organization and Assembly Language Programming for IBM PC's and Compatibles", 2nd Ed., pp. 537-561.

Affiliated with

Also associated with

Rating

Protocol for interrupt bus arbitration in a multi-processor syst does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Protocol for interrupt bus arbitration in a multi-processor syst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Protocol for interrupt bus arbitration in a multi-processor syst will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1616523