Method and apparatus for quick and reliable design modification

Details Method and apparatus for quick and reliable design modification Method and apparatus for quick and reliable design modification

1995-07-27

1997-12-09

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364489, 364490, G06F 1750

Patent

active

056969430

ABSTRACT:
In order to reduce product's time to market, a designer has to plan for debugging silicon before the first tape out. Having the proper type of spare gates at the desirable location will limit the number of new masks to three if not just one. Moreover, when these spare gates are easy to locate and are in the proper format, a FIB system can be used to debug the silicon and test the new fixes in real system environment before the next tape out. Thus, the spare gate strategy can limit the iteration of mask changes to just one, and this will speed up the time to market and bring higher profit from the product.

REFERENCES:
patent: 4319396 (1982-03-01), Law et al.
patent: 4471472 (1984-09-01), Young
patent: 4485459 (1984-11-01), Venkateswaran
patent: 4494220 (1985-01-01), Dumbri et al.
patent: 4590388 (1986-05-01), Clemons et al.
patent: 4931946 (1990-06-01), Ravindra et al.
patent: 5157618 (1992-10-01), Ravindra et al.
patent: 5337318 (1994-08-01), Tsukakoshi et al.
patent: 5416740 (1995-05-01), Fujita et al.
patent: 5426379 (1995-06-01), Trimberger
patent: 5434868 (1995-07-01), Aichelmann, Jr. et al.
patent: 5502333 (1996-03-01), Bertin et al.
patent: 5568067 (1996-10-01), McDermott et al.
patent: 5592107 (1997-01-01), McDermott et al.
"Fault Trees and Sequence Dependencies", by J. Dugan et al., IEEE, Reliability & Maintainability, 1990 Symposium, pp. 286-293.
"A Parallel Algorithm for Allocation of Spare Cells on Memory Chips", by N. Funabiki et al., IEEE Transactions on Reliability, vol. 40, No. 3, Aug. 1991, pp. 338-346.
"Design and Analysis of Defect Tolerant Hierarchical Sorting Networks", by S. Kuo et al., IEEE, Wafer Scale Integration, 1992 International Conference, May 1992, pp. 240-249.
"Restructuring WSI Hexagonal Processor Arrays", by R. Venkateswaran et al., IEEE Transactions on Computer-Aided Design, vol. 11, No. 12, Dec. 1992, pp. 1574-1585.
"Faust: A Fault Tolerant Sparing Technique for ATM Switch Architectures", by K. Padmanabhan, Globecom '93: IEEE Global Telecommunications Conference, 1993, pp. 1368-1374.
"An Efficient Architecture for Fault-Tolerant ATM Switches", by K. Padmanabhan, IEEE/ACM Transactions on Networking, vol. 3, No. 5, Oct. 1995, pp. 527-537.

Affiliated with

Also associated with

Rating

Method and apparatus for quick and reliable design modification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for quick and reliable design modification , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for quick and reliable design modification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1615845