Flash EEPROM main memory in a computer system

Details Flash EEPROM main memory in a computer system Flash EEPROM main memory in a computer system

1995-10-03

1997-12-09

Swann, Tod R.

395500, G06F 1208

Patent

active

056969295

ABSTRACT:
A flash EEPROM memory array including a cache buffer for storing lines of data being written to all addresses in main memory; a plurality of holding buffers for storing lines of data from the cache buffer addressed to a particular block of addresses in main memory; a plurality of blocks of flash EEPROM main memory for storing lines of data from a holding buffer directed to a particular block of addresses in main memory; and control circuitry for writing lines of data addressed to a particular block of addresses in main memory from the cache buffer to a holding buffer when the cache buffer fills or a holding buffer limit is reached whichever occurs first, writing valid data from an addressed block of flash memory to lines of the holding buffer not holding valid data written from the cache buffer, erasing the addressed block of flash memory, and writing all of the lines in the holding buffer to the addressed block of flash memory.

REFERENCES:
patent: 5297148 (1994-03-01), Harari
patent: 5369754 (1994-11-01), Fandrich
patent: 5479638 (1995-12-01), Assar
patent: 5515333 (1996-05-01), Fujita
patent: 5535328 (1996-07-01), Harari
"Flash Memory Overview"; Intel's Flash Memory, vol. 1, 1996 Databook, pp. 1-1 to 1-5.

Affiliated with

Also associated with

Rating

Flash EEPROM main memory in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash EEPROM main memory in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash EEPROM main memory in a computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1615610