Fishing – trapping – and vermin destroying
Patent
1996-11-15
1997-12-09
Niebling, John
Fishing, trapping, and vermin destroying
437 34, 437 44, 437 45, H01L 2170
Patent
active
056960166
ABSTRACT:
The present invention relates to a new process for fabricating integrated circuits, and more particularly, to a CMOS IC process method of low cost, shallow junction and no crystal defects. After the gate oxide and gate electrodes have been formed on the N-well and the P-well, an N.sup.- Lightly-Doped-Drain (N.sup.- LDD) is made, then the sidewall of the N-channel polysilicon gate and the P-channel polysilicon gate are covered with dielectric spacer. A layer of PhosphoSilicate Glass (PSG) is thereafter deposited and patterned on the N-well and the pickup area of the P-well by lithography and etching techniques. Ion implantation is used to build the P.sup.+ Source/Drain (S/D) electrode, after which the sidewall spacer of the P-channel polysilicon gate is removed and a blanket implantation of P dopant forms the P.sup.- LDD on the area of the N-well. The P-well is doped with N-type dopant with its source from PSG by high temperature diffusing and forms the N.sup.+ S/D electrode.
REFERENCES:
patent: 4722909 (1988-02-01), Parrillo et al.
patent: 5141890 (1992-08-01), Haken
patent: 5439834 (1995-08-01), Chen
patent: 5610088 (1997-03-01), Chang et al.
Chen Ming-Liang
Chu Chih-Hsun
Mosel Vitelic Inc.
Niebling John
Pham Long
LandOfFree
Process for manufacturing a CMOSFET intergrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing a CMOSFET intergrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing a CMOSFET intergrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1607261