Communications: electrical – Continuously variable indicating – With meter reading
Patent
1988-11-18
1990-08-28
Yusko, Donald J.
Communications: electrical
Continuously variable indicating
With meter reading
34082501, 34082502, 340827, H04Q 100
Patent
active
049529307
ABSTRACT:
A hierarchy of multipath networks selectively provides connections between a plurality of sources and a plurality of destinations in a communications system. The hierarchy comprises a first multipath network without buffering which consists of two or more stages and constituting a fast path for connecting a source to a destination. At least a second multipath network with buffering and comprising a plurality of stages constitutes an alternate, slower path for connecting a source to a destination in the event that a connection between the source and the destination is blocked in the fast path. The address field of a message from a source is examined at each stage to select an appropriate connection to the next stage and, if the connection is available, the message, stripped of the address field, is propagated to the second stage, but if the next stage is blocked, the message is stopped and a negative acknowledgment is returned to the source. Retransmission of the message through the second network of the hierarchy is initiated upon the receipt of a negative acknowledgment at the source. The concept may be extended to multiple levels, with only the last stage providing buffering.
REFERENCES:
patent: 4455645 (1984-06-01), Mijioka et al.
patent: 4536870 (1985-08-01), Bovo et al.
patent: 4630259 (1986-12-01), Larson et al.
patent: 4635250 (1987-01-01), Georgiou
patent: 4654842 (1987-03-01), Coraluppi et al.
patent: 4701756 (1987-10-01), Burr
patent: 4752777 (1988-06-01), Franaszek
patent: 4811333 (1989-03-01), Rees
patent: 4814762 (1989-03-01), Franaszek
Dias et al., "Analysis and Simulation of Buffered Delta Networks", IEEE Transactions on Computers, vol. C-30, No. 4, Apr. 1981.
Patel, "Performance of Processor-Memory Interconnections for Multiprocessors", IEEE Transactions on Computers, vol. C-30, No. 10, Oct. 1981.
Gottlieb, "The NYU Ultracomputer-Designing an MIMD Stared Memory Parallel Computer", IEEE Transactions on Computers, vol. C-32, No. 2, Feb. 1983.
Franaszek, "Path Hierarchies in Interconnection Networks", IBM Journal of Research and Development, vol. 31, No. 1, Jan. 1987.
Thurber, "Circuit Switching Technology: A State-of-the-Art Survey", Seventeenth IEEE Computer Society International Conference, 10-1978, pp. 116-124.
Franaszek Peter A.
Georgiou Christos J.
Holloway, II Edwin C.
International Business Machines Corp.
Yusko Donald J.
LandOfFree
Multipath hierarchical network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multipath hierarchical network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multipath hierarchical network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1592597