Fishing – trapping – and vermin destroying
Patent
1990-11-16
1992-04-21
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 38, 437 24, 437 67, 437911, 148DIG88, H01L 21265
Patent
active
051067706
ABSTRACT:
In the fabrication of a junction field effect transistor, specifically a static induction transistor, an epitaxial layer of high resistivity N-type silicon is grown on a substrate of low resistivity N-type silicon. A plurality of elongated parallel grooves separated by interposed ridges are formed by reactive ion etching. A layer of silicon oxide is grown on all exposed surfaces including the side walls and bottoms of the grooves. Fluorine is ion implanted into the silicon oxide. The grooves are filled with deposited silicon oxide or polycrystalline silicon, and material is removed to form a flat planar surface with the silicon at the surfaces of the ridges exposed. P-type doping material is ion implanted into alternate (gate) ridges. The wafer is heated to diffuse the P-type doping material and form gate regions. Heating also activates the implanted fluorine ions which react with unbonded silicon atoms at the silicon oxide-silicon interface thus quenching vacant bond sites. N-type doping material is ion implanted in the top of the intervening (source) ridges. Metal contacts are applied to the gate ridges, source ridges, and the bottom of the substrate.
REFERENCES:
patent: 4104086 (1978-08-01), Bondur et al.
patent: 4375124 (1983-03-01), Cogan
patent: 4543706 (1985-10-01), Bencuya et al.
patent: 4566172 (1986-01-01), Bencuya et al.
patent: 4611384 (1986-09-01), Bencuya et al.
patent: 4651407 (1987-03-01), Bencuya et al.
patent: 4713358 (1987-12-01), Bulat et al.
patent: 4885054 (1989-12-01), Shibagaki
Ohyu et al., "Improvement of SiO.sub.2 /Si Interface Properties Utilizing Fluorine Ion Implantation and Drive-In Diffusion", Japanese Journal of Applied Physics; vol. 28; No. 6; Jun. 1989; pp. 1041-1045.
Bulat Emel S.
Klein Richard M.
Dang Trung
GTE Laboratories Incorporated
Hearn Brian E.
Lohmann, III Victor F.
LandOfFree
Method of manufacturing semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing semiconductor devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1585682