Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1980-06-02
1983-01-04
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307468, 307471, 364758, H03K 19096, H03K 1921, H03K 19017, G06F 752
Patent
active
043674208
ABSTRACT:
The disclosure teaches various logic circuits operating with Dynamic Differential Logic (DDL). In a particular embodiment MOS transistors of n-channel type are used with circuits arranged to avoid any dc path from clock input to ground. The input capacitance of the active devices is used for temporary storage thereby reducing circuit complexities. Coupling between stages is provided by clock driven transistors connected so that the transistor at the higher voltage side cuts off early in the period of clock pulse decay, thereby isolating adjacent stages without unnecessary delay. The use of such circuits in array processors is described.
REFERENCES:
patent: 3602732 (1971-08-01), Suzuki
patent: 3965460 (1976-06-01), Barbara
patent: 3980897 (1976-09-01), Arnold
patent: 3993919 (1976-11-01), Cox et al.
patent: 4181865 (1980-01-01), Kohyama
patent: 4250412 (1981-02-01), Kung et al.
patent: 4292548 (1981-09-01), Suarez et al.
Lau et al., "Inverse Exclusive or Circuit for Dynamic Logic"; IBM Technical Disclosure Bull.; vol. 17, No. 6, pp. 1666-1667; 11/1974.
Foss Richard C.
Thompson Philip M.
Anagnos Larry N.
Thompson Foss Incorporated
LandOfFree
Dynamic logic circuits operating in a differential mode for arra does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Dynamic logic circuits operating in a differential mode for arra, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Dynamic logic circuits operating in a differential mode for arra will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1583473