Patent
1995-08-28
1997-11-18
Harvey, Jack B.
395800, G06F 132, G06F 1300
Patent
active
056897146
ABSTRACT:
A method and apparatus for providing low power management of a data processing system (FIG. 1) involves a CPU (12) communicating to a register file (16) in a processor (10). The CPU (12) communicates low power control and status values to/from the register file (16) via internal register file buses that are separate from internal data busses and address buses (22-26) which communicate with external data busses and address buses (34-38). The low power control and status values are stored in internal register (16a and 16b) which are coupled directly to external pins (52 and 54) of the processor (10). The registers (16a and 16b) are part of the user programming model of the processor (10). The low power information communicated between CPU (16), register (16a and 16b) and the pins (52 and 54) is communicated with little or no bandwidth problems and is efficient due to the separation from buses (22-26).
REFERENCES:
patent: 5038275 (1991-08-01), Dujari
patent: 5230074 (1993-07-01), Canova, Jr. et al.
patent: 5249266 (1993-09-01), Dye et al.
patent: 5280592 (1994-01-01), Ryba et al.
patent: 5408668 (1995-04-01), Tornai
patent: 5423045 (1995-06-01), Kannan et al.
Harvey Jack B.
Lefkowitz Sumati
Motorola Inc.
Witek Keith E.
LandOfFree
Method and apparatus for providing low power control of peripher does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for providing low power control of peripher, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for providing low power control of peripher will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1573959