Method of testing interconnections of an LSI on a simulator thro

Details Method of testing interconnections of an LSI on a simulator thro Method of testing interconnections of an LSI on a simulator thro

1995-06-01

1997-10-14

Teska, Kevin J.

Boots, shoes, and leggings

395550, 364490, G01R 1330

Patent

active

056780311

ABSTRACT:
An interconnection test for a design of an LSI including a functional circuit is executed on a simulator. The test method is applied to interconnections between the external pins of the LSI and inputs of a functional circuit or microcomputer. Input pulses each having a pulse width smaller than the minimum effective pulse width are sequentially input from the external pins while the inputs of the microcomputer are being monitorred. The simulator generates an output signal when it detects a pulse having a pulse width smaller than the minimum effective pulse width, thereby indicating the correctness of the interconnections. The interconnection test is executed prior to a separate functional test for the microcomputer.

REFERENCES:
patent: 4748407 (1988-05-01), Brunner et al.
patent: 5122978 (1992-06-01), Merrill
patent: 5422896 (1995-06-01), Shiratori et al.
patent: 5436853 (1995-07-01), Shimohara
patent: 5436908 (1995-07-01), Fluker et al.

Affiliated with

Also associated with

Rating

Method of testing interconnections of an LSI on a simulator thro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of testing interconnections of an LSI on a simulator thro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of testing interconnections of an LSI on a simulator thro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1561261