Fishing – trapping – and vermin destroying
Patent
1996-04-18
1997-10-14
Niebling, John
Fishing, trapping, and vermin destroying
437 74, 437 76, 437 77, 148DIG10, 148DIG11, 148DIG39, H01L 21265
Patent
active
056772092
ABSTRACT:
A method for reproducibly fabricating a thin base region of a vertical bipolar transistor therein, which has a high transfer speed and increases a current driving force, and a method for increasing the isolating effect of the vertical bipolar transistor through forming a second buried layer implanting N-type impurity into an upper peripheral portion of first buried layer and activating the implanted N-type impurity, then out-diffusing the activated N-type impurity at the same time as growing the epitaxial layer, so the second buried layer definitely separates the elements of the transistor. Both the first buried layer and the second buried layer define a portion of epitaxial layer to form an active region which functions as a collector region. A subcollector region is formed above first buried layer in active region, and a base region is formed at a first upper portion of the active region to overlay the subcollector region. Therefore, the base region having a thin width is reproducibly formed by implanting N-type impurity and annealing the implanted N-type impurity in a nitrogen atmosphere, and separating the elements of the transistor is ensured through forming second buried layer according to the present invention.
REFERENCES:
patent: 3293087 (1966-12-01), Porter
patent: 3547716 (1970-12-01), De Witt et al.
patent: 3607465 (1971-09-01), Frouin
patent: 3615932 (1971-10-01), Makimoto et al.
patent: 3703420 (1972-11-01), Vora
patent: 3787253 (1974-01-01), Ashar
patent: 3886004 (1975-05-01), Bruhez
patent: 3929526 (1975-12-01), Nuttall et al.
patent: 3961340 (1976-06-01), Encinas
patent: 3971059 (1976-07-01), Dunkley et al.
patent: 3993512 (1976-11-01), Encinas
patent: 4106049 (1978-08-01), Shinozaki et al.
patent: 4543707 (1985-10-01), Ito et al.
patent: 4939099 (1990-07-01), Seacrist et al.
patent: 4965215 (1990-10-01), Zambrano et al.
patent: 4998836 (1991-03-01), Zambrano et al.
patent: 5087579 (1992-02-01), Tomassetti
patent: 5132235 (1992-07-01), Williams et al.
patent: 5156989 (1992-10-01), Williams et al.
patent: 5200347 (1993-04-01), Wang et al.
patent: 5246871 (1993-09-01), Zambrano et al.
patent: 5302534 (1994-04-01), Monk et al.
patent: 5394007 (1995-02-01), Reuss et al.
patent: 5529939 (1996-06-01), Lapham et al.
Jo Kyung-Hwa
Shon Dae-Heon
Daewoo Electronics Co. Ltd.
Niebling John
Pham Long
LandOfFree
Method for fabricating a vertical bipolar transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for fabricating a vertical bipolar transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for fabricating a vertical bipolar transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1554707