Method of and device for testing a digital memory

Registers – Systems controlled by data bearing records – Time analysis

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

2353041, 235312, 365201, G11C 2900, H03K 518

Patent

active

040619087

ABSTRACT:
The invention provides a compact test sequence for testing integrated memories. First, all storage positions are filled with the bit "0". Subsequently, in a given order of the addresses, the "0" bit written for each address is read; immmediately thereafter a "1" bit is written in those bit positions. The positions are again tested by reading the "1" bits. When the last address of the predetermined order is reached, the "1" is read in the same order for each address. Subsequently a "0" is written, which is finally tested by reading again. When the last address is reached, all addresses are read in the reverse order, and a "1" is written, which is tested again. When the first address is reached, all addresses are read, filled with a "0" and tested. This process may be repeated as many times as there are bits in the address. The significance of the address bits are modified to form the predetermined order, for example, by cyclic rotation. For example, in the first cycle the order may be the normal order of successive addresses, while in the second cycle first all "even" and then all "odd" addresses are treated.

REFERENCES:
patent: 3869603 (1975-03-01), Auspurg et al.
Sitler, W. R., Storage Intermittent Test, In IBM Tech. Disc. Bull., 16(2); pp. 542-543, July, 1973.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of and device for testing a digital memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of and device for testing a digital memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of and device for testing a digital memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1552461

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.