Method of using electronically reconfigurable logic circuits

Details Method of using electronically reconfigurable logic circuits Method of using electronically reconfigurable logic circuits

1989-10-04

1991-07-30

Cangialosi, Salvatore

Boots, shoes, and leggings

364490, 371 23, G06F 1650

Patent

active

050364731

ABSTRACT:
A plurality of electronically reconfigurable gate array (ERCGA) logic chips are interconnected via a reconfigurable interconnect, and electronic representations of large digital networks are converted to take temporary actual operating hardware form on the interconnected chips. The reconfigurable interconnect permits the digital network realized on the interconnected chips to be changed at will, making the system well suited for a variety of purposes including simulation, prototyping, execution and computing. The reconfigurable interconnect may comprise a partial crossbar that is formed of ERCGA chips dedicated to interconnection functions, wherein each such interconnect ERCGA is connected to at least one, but not all of the pins of a plurality of the logic chips. Other reconfigurable interconnect topologies are also detailed.

REFERENCES:
patent: 4642487 (1987-02-01), Carter
patent: 4700187 (1987-10-01), Furtek
patent: 4703435 (1987-10-01), Darringer et al.
patent: 4706216 (1987-11-01), Carter
patent: 4722084 (1988-01-01), Morton
patent: 4724307 (1988-02-01), Dutton et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4758985 (1988-07-01), Carter
patent: 4768196 (1988-08-01), Jou et al.
patent: 4786904 (1988-11-01), Graham, III et al.
patent: 4815003 (1989-03-01), Putamunda et al.
patent: 4829202 (1989-05-01), Austin
patent: 4849928 (1989-07-01), Hauck
patent: 4868419 (1989-09-01), Austin
patent: 4908772 (1990-03-01), Chi
patent: 4935734 (1990-06-01), Austin
patent: 4949275 (1990-08-01), Nonaka
"Testing Multiple Discrete Software Components by Connecting Real and Simulated Hardware Components," IBM Technical Disclosure Bulletin, vol. 30, No. 4, Sep. 1987, pp. 1844-1845.
Brandsma et al., "The Hardware Simulator: A Tool for Evaluating Computer Systems," IEEE Transactions on Computers, vol. C-26, No. 1, Jan. 1977, pp. 68-72.
Horstmann, "Macro Test Circuit Generation," IBM Technical Disclosure Bulletin, vol. 18, No. 12, May 1976, pp. 4023-4029.
"The Programmable Gate Array Design Handbook," First Edition, XILINX, Inc., San Jose, California, 1986.
Schweikert et al. "A Proper Model for the Partitioning of Electrical Circuits," Bell Telephone Laboratories, Inc., Murray Hill, N.J., pp. 57-62.
Fiduccia et al, "A Linear-Time Heuristic for Improving Network Partitions," General Electric, Schenectady, N.Y., 1982 IEEE 19th Design Automation Conference, Paper 13.1, pp. 175-181.
McFarland, S. J. et al., "Tutorial on High-Level Synthesis," 1988 IEEE 25th AMC/IEEE Design Automation Conference, Paper 23.1, pp. 330-336.
Bush et al., "An Advanced Silicon Compiler in Prolog," University of California, Berkeley, 1987 IEEE, pp. 27-31.
Ravenscroft et al., "Functional Language Extractor and Boolean Cover Generator," University of Colorado, Boulder, CO, 1986 IEEE, pp. 120-123.
Borriello, Gaetano et al. "High-Level Synthesis: Current Status and Future Directions," 1988 IEEE 25th ACM/IEEE Design Automation Conference, Paper 32.1, pp. 477-482.
"Gate Station User's Manual, Mentor Graphics," Context Corporation, Sep. 1987 (excerpts only).
"Technology Definition Formal Reference Manual, Mentor Graphics," Mentor Graphics Corporation, May 1987 (excerpts only).
"Gate Station Reference Manual, Mentor Graphics," Mentor Graphics Corporation, May 1987 (excerpts only).
Rosensteil, Wolfgang, "Optimizations in High Level Synthesis," North-Holland, Microprocessing and Microprogramming, 18 (1986) 347-352.
Wynn, Pardner, "Designing with Logic Cell Arrays," Electro/87 and Mini/Micro Northeast, Conference Record, paper 19/4, vol. 12, 1987, pp. 1-9.
Malik, Sharad et al., "Combining Multi-Level Decomposition and Topological Partitioning for PLAS," IEEE Conference, 1987, pp. 112-115.
Odaward, Gotaro, "Partitioning and Placement Technique for CMOS Gate Arrays," IEEE Conference, 1987, pp. 355-363.

Affiliated with

Also associated with

Rating

Method of using electronically reconfigurable logic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of using electronically reconfigurable logic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of using electronically reconfigurable logic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1546843