Method and apparatus for programming a solid state processor wit

Details Method and apparatus for programming a solid state processor wit Method and apparatus for programming a solid state processor wit

1991-02-22

1994-03-15

Dixon, Joseph L.

Boots, shoes, and leggings

364DIG1, 364243, G06F 1206

Patent

active

052952550

ABSTRACT:
A method and apparatus for programming a mass storage device of the type having a plurality of memory word locations. The memory word locations are organized into a plurality of addressable columns and addressable rows, each memory word location capable of storing one byte word in response to at least two programming steps. Each programming step for a selected memory word location requires a predetermined time period before a subsequent programming step can be processed by the selected memory word location. A first programming step is applied to a first memory word location. The first programming step is applied sequentially to other memory word locations while the first programming step is being processed by the first memory word location. A second programming step is applied to the first memory word location while the first programming step is being process by the other memory word locations. The second programming step is sequentially applied to the other memory word locations while the second programming step is being processed by the first memory word location. Also disclosed is a method of erasing such memory and a method for storing and processing bad address locations.

REFERENCES:
patent: 3638199 (1972-01-01), Kolankowsky et al.
patent: 3872452 (1975-03-01), Stoops
patent: 4432055 (1984-02-01), Salas et al.
patent: 4507730 (1985-03-01), Johnson et al.
patent: 4630230 (1986-12-01), Sundet
patent: 4685088 (1987-08-01), Iannucci
patent: 4750158 (1988-06-01), Giebel et al.
patent: 4752915 (1988-06-01), Suzuki et al.
patent: 4811294 (1989-03-01), Kobayashi et al.
patent: 4827452 (1989-05-01), Toyama et al.
patent: 4849938 (1989-07-01), Furutani et al.
patent: 4888773 (1989-12-01), Arlington et al.
patent: 4907203 (1990-03-01), Wada et al.
patent: 4924375 (1990-05-01), Fung et al.
patent: 4926385 (1990-05-01), Fujishima et al.
patent: 4975883 (1990-12-01), Baker et al.
patent: 4984212 (1991-01-01), Fukuda et al.
patent: 4992979 (1991-02-01), Aichelmann, Jr. et al.
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5097446 (1992-03-01), Shoji et al.
patent: 5128897 (1992-07-01), McClure
patent: 5134589 (1992-07-01), Hamano
patent: 5150328 (1992-09-01), Aichelmann, Jr.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5200959 (1993-04-01), Gross et al.
patent: 5214605 (1993-05-01), Lim et al.
patent: 5218569 (1993-06-01), Banks
Mano, computer system acrhitecture, 2nd edition, 1982, pp. 272-284.
Intel Specification Sheet 28F010 for CMOS Flash Memory (1989).
Intel application Note AP-343 (Oct. 1990).

Affiliated with

Also associated with

Rating

Method and apparatus for programming a solid state processor wit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for programming a solid state processor wit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for programming a solid state processor wit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1542083