Boots – shoes – and leggings
Patent
1995-12-28
1998-11-10
Moise, Emmanuel L.
Boots, shoes, and leggings
36472607, 36474807, 36474814, 3647505, 395562, G06F 1500, G06F 738
Patent
active
058353925
ABSTRACT:
A method in a computer system of performing a butterfly stage of a complex fast fourier transform of two input signals. First, a packed multiply add is performed on a first packed complex value generated from a first input signal and a set of trigonometric values to generate a first product. Then, a second product is generated which comprises the first product with a sign inverted. A packed add of the second product and a second complex value generated from a second input signal is performed to generate a first result, and the first product and the second complex value to generate a second result.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4344151 (1982-08-01), White
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5111422 (1992-05-01), Ullrich
patent: 5187679 (1993-02-01), Vassiliadis
patent: 5262976 (1993-11-01), Young et al.
patent: 5327369 (1994-07-01), Ashkenazi
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5442799 (1995-08-01), Murakami et al.
patent: 5457805 (1995-10-01), Nakamura
patent: 5500874 (1996-03-01), Terrell
patent: 5522051 (1996-05-01), Sharangpani
J. Shipnes, Graphics Processing with the 88110 RISC Microprocessor, IEEE (1992), pp. 169-174.
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1991).
Errata to MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1992), pp. 1-11.
MC88110 Programmer's Reference Guide, Motorola Inc. (1992), pp. 1-4.
i860.TM. Microprocessor Family Programmer's Reference Manual, Intel Corporation (1992), Ch. 1, 3, 8, 12.
R. B. Lee, Accelerating Multimedia With Enhanced Microprocessors, IEEE Micro (Apr. 1995), pp. 22-32.
TMS320C2x User's Guide, Texas Instruments (1993) pp. 3-2 through 3-11; 3-28 through 3-34; 4-1 through 4-22; 4-41; 4-103; 4-119 through 4-120; 4-122; 4-150 through 4-151.
L. Gwennap, New PA-RISC Processor Decodes MPEG Video, Microprocessor Report (Jan. 1994), pp. 16, 17.
SPARC Technology Business, UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics, Sun Microsystems (Sep. 1994).
Y. Kawakami et al., LSI Applications: A Single-Chip Digital Signal Processor for Voiceband Applications, Solid State Circuits Conference, Digest of Technical Papers; IEEE International (1980).
B. Case, Philips Hopes to Displace DSPs with VLIW, Microprocessor Report (Dec. 1994), pp. 12-18.
N. Margulis, i860 Microprocessor Architecture, McGraw Hill, Inc. (1990) Ch. 6, 7, 8, 10, 11.
Pentium Processor User's Manual, vol. 3; Architecture and Programming Manual, Intel Corporation (1993), Ch. 1, 3, 4, 6, 8, and 18.
Dulong Carole
Fischer Stephen A.
Kowashi Eiichi
Mennemeier Larry M.
Peleg Alexander D.
Intel Corporation
Moise Emmanuel L.
LandOfFree
Method for performing complex fast fourier transforms (FFT's) does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for performing complex fast fourier transforms (FFT's), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for performing complex fast fourier transforms (FFT's) will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1523914