Fishing – trapping – and vermin destroying
Patent
1987-07-31
1989-02-21
Hearn, Brian E.
Fishing, trapping, and vermin destroying
148DIG9, 148DIG31, 148DIG38, 357 43, 357 88, 437 34, 437 57, 437154, 437164, 437166, 437240, H01L 2122, H01L 2126, H01L 21265
Patent
active
048064998
ABSTRACT:
The invention relates to a method of manufacturing a Bi-CMOS semiconductor IC device in which the bipolar transistor structure contained therein has a flat PN plane junction between its base and emitter regions, said device having improved breakdown voltage characteristics.
The improved method involves preparing a silicon substrate having a P-type base region formed in an N-type collector region, forming a thick silicon oxide layer over the suface of a bipolar transistor region on said substrate, selectively removing the silicon oxide layer to form a first window exposing a part of the collector region and a second window exposing a part of the base region, diffusing phosporus atoms into the base region and collector region through said first and second windows to form an emitter region in the base region and a collector contact in the collector region, subjecting the structure thus-obtained to an oxidation process in a wet oxygen atmosphere at a temperature of 940.degree. C..+-. 20.degree. C. to form a thin silicon oxide layer in the windows, whereby the thin oxide layer on the emitter region invades the emitter region to accomodate the phosphorus atoms, selectively removing a portion of the thin oxide film to form a third window, thereby exposing a surface of the emitter region and subjecting the structure thus-obtained to an impurity drive-in process to rediffuse the phosphorus atoms contained in the remaining thin oxide film into the emitter region, whereby the PN junction plane between the base and emitter regions is flattened. Other variations of this general method are disclosed.
REFERENCES:
patent: 4341571 (1982-07-01), Hiss et al.
patent: 4346512 (1982-08-01), Liang et al.
patent: 4362574 (1982-12-01), Gevondyan
patent: 4475279 (1984-10-01), Gahle
patent: 4497106 (1985-02-01), Momma et al.
patent: 4503603 (1985-03-01), Blossfeld
patent: 4505766 (1985-03-01), Nagumo et al.
patent: 4509250 (1985-04-01), Blossfeld
patent: 4512815 (1985-04-01), Khadder
patent: 4521448 (1985-06-01), Sasaki
patent: 4527456 (1985-07-01), Anzai et al.
patent: 4550490 (1985-11-01), Blossfeld
Ghandhi, "VLSI Fabrication Principles", John Wiley & Sons, New York, N.Y., 1983, pp. 132-135.
Bunch William
Hearn Brian E.
OKI Electric Industry Co., Ltd.
LandOfFree
Method of manufacturing Bi-CMOS semiconductor IC devices using d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing Bi-CMOS semiconductor IC devices using d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing Bi-CMOS semiconductor IC devices using d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1522021