Efficient multiprocessing for cell placement of integrated circu

Details Efficient multiprocessing for cell placement of integrated circu Efficient multiprocessing for cell placement of integrated circu

Filed on

1997-02-11

Date issued

1999-01-12

Examiner

Teska, Kevin J.

Patent Class

Boots, shoes, and leggings

Other Related Categories

364488, 364489, 364490, G06F 1750, G06F 1710

Type

Patent

Status

active

Patent number

058597824

Description

ABSTRACT:
A method for maximizing effectiveness of parallel processing, using multiple processors, to achieve an optimal cell placement layout of a core area of an integrated chip is disclosed. The method requires the core area to be divided into preferably a grid of rectangular regions. Then, the rectangular region is sequenced such that each region of the sequence is not adjacent to the previous or the next region of the sequence, and is sufficiently far from the previous and from the next region of the sequence such that when multiple processors are assigned to consecutive regions of the sequence to perform cell placement algorithms, area-conflicts are minimized eliminating the need to limit the distances the cells may be moved.

REFERENCES:
patent: 5491641 (1996-02-01), Scepanovic et al.
patent: 5495419 (1996-02-01), Rostoker et al.
patent: 5557533 (1996-09-01), Koford et al.
patent: 5568322 (1996-10-01), Azami et al.
patent: 5568636 (1996-10-01), Koford
patent: 5578840 (1996-11-01), Scepanovic et al.
patent: 5599265 (1997-02-01), Scepanovic et al.
patent: 5615128 (1997-03-01), Scepanovic et al.
patent: 5636125 (1997-06-01), Rostoker et al.
patent: 5638292 (1997-06-01), Ueda
patent: 5638293 (1997-06-01), Scepanovic et al.
patent: 5661663 (1997-08-01), Scepanovic et al.
patent: 5682322 (1997-10-01), Boyle et al.
patent: 5699265 (1997-12-01), Scepanovic et al.
patent: 5712793 (1998-01-01), Scepanovic et al.
patent: 5742510 (1998-04-01), Rostoker et al.
patent: 5745363 (1998-04-01), Rostoker et al.
Rose et al., "Parallel standard cell placement algorithms with quality equivalent to simulated annealing", IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, Mar. 1988, vol. 7, No. 3, pp. 387-396, Mar. 1988.
Scherber et al., "PALACE: A parellel and hierarchical layout analyzer and circuit extractor", IEEE Comput. Soc. Press, Proceedings of European Design and Test Conference, 11 Mar. 1996, pp. 357-361, Mar. 11, 1996.
Banerjee et al., "Parallel simulated annealing algorithms for cell placement on hypercube multiprocessors", IEEE Transactions on Parallel and Distributed Systems, Jan. 1990, vol. 1, No. 1, pp. 91-106, Jan. 1990.
Kling et al., "Esp: Placement by simulated evolution", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Mar. 1989, vol. 8, p. 245-256, Mar. 1989.
Chen et al., "A fast parallel algorithm for slicing floorplans", IEEE, Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 3 May 1993, pp. 1774-1777, May 3, 1993.
Kravitz et al., "Placement by Simulated Annealing on Multiprocessor", IEEE Transactions on Computer-Aided Design, vol. CAD-6, No. 5, Jul. 1987, pp. 534-549, Jul. 1987.

Affiliated with

Also associated with

Rating

Efficient multiprocessing for cell placement of integrated circu does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Efficient multiprocessing for cell placement of integrated circu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient multiprocessing for cell placement of integrated circu will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1521743