Split transaction protocol for the peripheral component intercon

Details Split transaction protocol for the peripheral component intercon Split transaction protocol for the peripheral component intercon

1994-04-18

1996-07-02

Harvey, Jack B.

39520005, 395288, 395290, G06F 1336, G06F 1300

Patent

active

055332048

ABSTRACT:
A computer system including the peripheral component interconnect (PCI) bus, including the LOCK# and STOP# signals and also having an extra sideband signal for supporting posted read transactions. The extra sideband signal, referred to as POST#, is used in conjunction with the LOCK# and STOP# signals defined in the PCI specification to implement the posted read. A posting target that determines that its read cycle is a long latency read, where the PCI bus should be released for non-exclusive accesses in the interim, asserts the STOP# and POST# signals to disconnect or retry the master and initiate a posted read. The master asserts the LOCK# signal in response to lock the posted target for the posted read, and then rearbitrates the PCI bus to other masters. Other masters may then access the PCI bus and perform non-exclusion access in the interim, while the posted target fetches the requested data. Masters requiring locked cycles or access to the posted target are disconnected or retried, or the cycle is otherwise aborted. Eventually, the original posting master regains control of the PCI bus, re-asserts the locked access and retrieves the data from the posted target.

REFERENCES:
patent: 4257095 (1981-03-01), Nadir
patent: 4755938 (1988-07-01), Takahashi et al.
patent: 4858173 (1989-08-01), Stewart et al.
patent: 5045998 (1991-09-01), Begun et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5127089 (1992-06-01), Gay et al.
patent: 5170481 (1992-12-01), Begun et al.
patent: 5253347 (1993-10-01), Bagnoli et al.
patent: 5333276 (1994-07-01), Solari
patent: 5345562 (1994-09-01), Chen
patent: 5353415 (1994-10-01), Wolford et al.
patent: 5353416 (1994-10-01), Olsen
patent: 5404464 (1995-04-01), Bennett
patent: 5416910 (1995-05-01), Moyer et al.
Peripheral Component Interconnect (PCI) Revision 1.0 Jun. 22, 1992 PCI Special Intrest Group c/o Intel Corporation.
PCI Local Bus Specification, Production Version, Revision 2.0, Apr. 30, 1993.

Affiliated with

Also associated with

Rating

Split transaction protocol for the peripheral component intercon does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Split transaction protocol for the peripheral component intercon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split transaction protocol for the peripheral component intercon will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1514893