Excavating
Patent
1994-01-31
1996-07-02
Beausoliel, Jr., Robert W.
Excavating
371 211, 365201, G06F 1134
Patent
active
055331963
ABSTRACT:
A SRAM testing circuit utilized to assure that a voltage is at a sufficient level for accessing a memory cell including a pair of memory cells each including those elements necessary to duplicate the memory cells of an associated memory array, a circuit for providing alternating-valued input signals for writing to the pair of memory cells during each clock period at which a write operation may occur, apparatus for emulating the load provided to a bitline of an associated memory array, apparatus for applying the input signals to one of the pair of memory cells and applying the inverse of the input signals to the other of the pair of memory cells, apparatus for testing both the condition of each of the memory cells after the application of the input and inverse input signals against the condition of the signals provided to each of the cells to determine if each of the pair of memory cells has switched to the appropriate condition, and apparatus for generating a fail signal if either one of the pair of memory cells has not switched to the appropriate condition.
REFERENCES:
patent: 4553225 (1985-11-01), Ohe
patent: 4744061 (1988-05-01), Takemae et al.
patent: 4916700 (1990-04-01), Ito et al.
patent: 5185722 (1993-02-01), Ota et al.
patent: 5341382 (1994-08-01), Levitt
Beausoliel, Jr. Robert W.
Chung Phung My
Intel Corporation
LandOfFree
Method and apparatus for testing for a sufficient write voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for testing for a sufficient write voltage , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing for a sufficient write voltage will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1514824