Fishing – trapping – and vermin destroying
Patent
1995-03-27
1996-10-01
Fourson, George
Fishing, trapping, and vermin destroying
437209, 437214, 437215, 437219, 257666, 257670, 257676, 257730, 257773, 257784, H01L 2148
Patent
active
055610862
ABSTRACT:
In cases where there are at least some large gaps between edges of a semiconductor die and the inner ends of package conductors defining a die-receiving area, one or more bond wire support structure are disposed in the gap, thereby causing a long bond wire to behave as two or more shorter bond wires. The bond wires are tacked to a top surface of the support structure by various alternative means. Alternatively, a "jumper" structure having conductive traces of graduated length can be disposed in the die-receiving area between the die and the edges of the die-receiving area, providing an intermediate connection between the die and the leads of the package, thereby permitting short bond wires to be used in lieu of long bond wires.
REFERENCES:
patent: 3169837 (1965-02-01), Moross et al.
patent: 4253280 (1981-03-01), Du Bois et al.
patent: 4413404 (1983-11-01), Burns
patent: 4542397 (1985-09-01), Biegelsen et al.
patent: 4714952 (1987-12-01), Takekawa et al.
patent: 4771330 (1988-09-01), Long
patent: 4903114 (1990-02-01), Aoki et al.
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5051807 (1991-09-01), Morozumi
patent: 5096852 (1992-03-01), Hobson
patent: 5096853 (1992-03-01), Yasunaga et al.
patent: 5168368 (1992-12-01), Gow et al.
patent: 5173369 (1992-12-01), Kataoka
patent: 5182233 (1993-01-01), Inoue
patent: 5233220 (1993-08-01), Lamson et al.
patent: 5309019 (1994-05-01), Moline et al.
patent: 5329157 (1994-07-01), Rosotker
patent: 5340772 (1994-08-01), Rosotker
patent: 5365409 (1994-11-01), Kwon et al.
patent: 5386141 (1995-01-01), Liang et al.
Rao Tummala, et al., "Microelectronics . . . Handbook", Van Nostrand Reinhold, pp. 391-398, 1989.
Fourson George
LSI Logic Corporation
Pham Long
LandOfFree
Techniques for mounting semiconductor dies in die-receiving area does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Techniques for mounting semiconductor dies in die-receiving area, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for mounting semiconductor dies in die-receiving area will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1501868